当前位置: X-MOL 学术Russ. Microelectron. › 论文详情
Our official English website, www.x-mol.net, welcomes your feedback! (Note: you will need to create a separate account there.)
FPGA Routing Architecture Estimation Models and Methods
Russian Microelectronics Pub Date : 2021-12-29 , DOI: 10.1134/s1063739721070040
R. Zh. Chochaev 1 , D. A. Zheleznikov 1 , G. A. Ivanova 1 , S. V. Gavrilov 1, 2 , V. I. Enns 3
Affiliation  

Abstract

The problem of analyzing and evaluating the structure of FPGA routing resources at the early stages of the design flow is of a great interest for researchers. Until now, an approach, consisting of running the full design flow (logic synthesis, placement, routing) on a set of test circuits with a subsequent estimation of various parameters for each FPGA architecture being analyzed, had been dominant. Despite the high accuracy, this approach has a long runtime and requires lots of computing resources, as well as CAD tuned to the analyzed FPGA architecture. Modern FPGA contains more than a million logical gates, therefore, the application of such an approach is inefficient. Today, more attention is paid to the development of various models, which allows the evaluation of the structure of the routing resources at early stages without using the benchmark circuits. In this work, an overview of the existing models and methods for analyzing the structure of FPGA routing resources is presented. A comparison of the methods and models is performed, the estimation of their efficiency and possibility of application for designing domestic FPGA is made. It is found that the most optimal approach for analyzing arbitrary structures of the routing resources FPGA is the development and application of mixed methods. This will allow to obtain accurate models as well as to significantly reduce the development and market entry time.



中文翻译:

FPGA 路由架构估计模型和方法

摘要

在设计流程的早期阶段分析和评估 FPGA 布线资源的结构是研究人员非常感兴趣的问题。迄今为止,一种方法一直占主导地位,该方法包括在一组测试电路上运行完整的设计流程(逻辑综合、布局、布线),然后对每个被分析的 FPGA 架构的各种参数进行估计。尽管精度高,但这种方法运行时间长,需要大量计算资源,以及根据分析的 FPGA 架构调整的 CAD。现代FPGA包含超过一百万个逻辑门,因此这种方法的应用是低效的。如今更加注重各种车型的研发,这允许在早期阶段评估路由资源的结构,而无需使用基准电路。在这项工作中,概述了用于分析 FPGA 布线资源结构的现有模型和方法。对这些方法和模型进行了比较,评估了它们的效率和在国产FPGA设计中的应用可能性。发现分析FPGA任意结构布线资源的最佳途径是混合方法的开发和应用。这将允许获得准确的模型以及显着减少开发和市场进入时间。对这些方法和模型进行了比较,评估了它们的效率和在国产FPGA设计中的应用可能性。发现分析FPGA任意结构布线资源的最佳途径是混合方法的开发和应用。这将允许获得准确的模型以及显着减少开发和市场进入时间。对这些方法和模型进行了比较,评估了它们的效率和在国产FPGA设计中的应用可能性。发现分析FPGA任意结构布线资源的最佳途径是混合方法的开发和应用。这将允许获得准确的模型以及显着减少开发和市场进入时间。

更新日期:2021-12-30
down
wechat
bug