The paper presents a low supply voltage CMOS voltage reference with low line sensitivity and high PSRR. Generally, the reference voltage is obtained using both complementary-to-absolute-temperature (CTAT) current and proportional-to-absolute-temperature (PTAT) current. This technique increases the complexity and area of the reference circuit. To overcome these drawbacks, the temperature compensated reference voltage has been proposed using only CTAT currents. Mostly, the CTAT current generators are simple, power-efficient, and area-efficient as compared to the PTAT current generators. The negative feedback loop has been formed in the proposed design to obtain a supply independent CTAT current and to avoid the use of startup drivers. The proposed circuit has been designed using Cadence virtuoso analog design environment in BSIM3V3 180nm CMOS technology. The simulation results of the proposed circuit show a reference voltage of 312mV with a temperature coefficient (TC) of 38.85ppm/^∘C over a wide temperature range of −40∘C to 125^∘C with a supply voltage of 0.8V. The line sensitivity is 0.027% ∕V with a supply voltage ranging from 0.8V to 3V. The power supply rejection ratio (PSRR) without using any capacitive filter is observed as −80.84 and −71.66dB at 100Hz and 100kHz frequency, respectively. The circuit is simple and occupies a chip area of 0.0027mm².

中文翻译：

---

低电源电压、低线路灵敏度和高 PSRR 亚阈值 CMOS 电压基准

本文提出了一种具有低线路灵敏度和高 PSRR 的低电源电压 CMOS 电压基准。通常，使用与绝对温度互补 (CTAT) 电流和与绝对温度成比例 (PTAT) 电流来获得参考电压。这种技术增加了参考电路的复杂性和面积。为了克服这些缺点，提出了仅使用 CTAT 电流的温度补偿参考电压。大多数情况下，与 PTAT 电流发生器相比，CTAT 电流发生器简单、省电且节省面积。在建议的设计中形成了负反馈回路，以获得独立于电源的 CTAT 电流并避免使用启动驱动器。所提出的电路是使用 BSIM3V3 180 中的 Cadence virtuoso 模拟设计环境设计的纳米 CMOS 技术。所提出电路的仿真结果显示参考电压为 312mV，温度系数 (TC) 为 38.85ppm/ ^∘ C 在很宽的温度范围内-40∘C 至 125 ^∘ C，电源电压为 0.8五、线路灵敏度0.027%∕五电源电压范围为 0.8V 到 3V. 观察到不使用任何电容滤波器的电源抑制比 (PSRR) 为-80.84和-71.66100 分贝赫兹和 100kHz频率，分别。电路简单，占用芯片面积0.0027毫米²。