Finite control set-model predictive control (FCS-MPC) for the power electronic systems has been implemented using the field-programmable gate array (FPGA), considering an alternative solution to handle the computational burden of the control algorithm. However, FPGA resource utilization is a concern for optimum design and development of the FCS-MPC. This article presents analytical approach-based implementation strategies using the Xilinx system generator (XSG), considering the real-time operation of the FCS-MPC for a three-phase voltage source inverter (VSI). Moreover, an adaptive prediction model is proposed to adapt to the change in the load current. The percentage total harmonic distortion (THD), dynamic response, and steady-state error are evaluated for system-performance analysis. The implementation strategies are compared based on FPGA resource utilization for the FCS-MPC in the stationary $\alpha \beta $ - and rotating $dq$ -frames considering the fixed, approximated, and adaptive values of a coefficient used for current prediction. The lookup tables (LUTs), flip-flops, and digital signal processor (DSP) slices have been opted as the utilization indices of the FPGA resources for comparative analysis. The optimum design-based controller model is used for FPGA-based experimental system implementation. The simulation and experimental results are used for the performance evaluation of the FCS-MPC in both $\alpha \beta $ - and $dq$ -frames. Moreover, change in the switching-state constraint is included in the cost function and controller performance is evaluated corresponding to the weighting factor for the approximated and adaptive coefficient values.

中文翻译：

---

基于XSG的VSI系统基于FPGA的自适应有限控制集MPC资源优化的实现策略

考虑到可替代方案来处理控制算法的计算负担，已经使用现场可编程门阵列（FPGA）实现了用于电力电子系统的有限控制集模型预测控制（FCS-MPC）。但是，FPGA资源利用率是FCS-MPC最佳设计和开发的关注点。考虑到三相电压源逆变器（VSI）的FCS-MPC的实时运行，本文介绍了使用Xilinx系统生成器（XSG）的基于分析方法的实现策略。此外，提出了一种自适应预测模型以适应负载电流的变化。对总谐波失真（THD），动态响应和稳态误差的百分比进行了评估，以进行系统性能分析。 $ \ alpha \ beta $ -并旋转 $ dq $ -考虑用于当前预测的系数的固定，近似和自适应值的帧。查找表（LUT），触发器和数字信号处理器（DSP）片已被选作FPGA资源的利用率指标，以进行比较分析。基于最优设计的控制器模型用于基于FPGA的实验系统实现。仿真和实验结果均用于FCS-MPC在两种情况下的性能评估。 $ \ alpha \ beta $ - 和 $ dq $ -帧。此外，开关状态约束的变化包括在成本函数中，并且控制器性能的评估与近似值和自适应系数值的加权因子相对应。