Design of Efficient Reverse Converters for Residue Number System,Journal of Circuits, Systems and Computers

当前位置： X-MOL 学术 › J. Circuits Syst. Comput. › 论文详情

Our official English website, www.x-mol.net, welcomes your feedback! (Note: you will need to create a separate account there.)

Design of Efficient Reverse Converters for Residue Number System
Journal of Circuits, Systems and Computers ( IF 0.9 ) Pub Date : 2021-02-19 , DOI: 10.1142/s0218126621501413
Mahtab Taghizadeghankalantari ₁ , Shiva TaghipourEivazi ₁

Affiliation

The main factors that affect the performance of residue number system (RNS) are speed and hardware complexity of the residue-to-binary converter. In this paper, two efficient reverse converters are proposed for the moduli sets {22n−1−1,2n−1,2n+1,2n} and {22n−1−1,2n−1,2n+1,22n−1} based on two-level approach. In the first level, a reverse converter is implemented based on new Chinese remainder theorem-I for the moduli set {22n−1−1,2n−1,2n+1}. The fourth modulus is joined in the second level for each converter and only simple binary adders are used in this level. The architecture of novel circuits mainly consists of simple adders thus leading to implementing efficient converters. To have a fair comparison, both unit gate model and simulation are used. The proposed converters and the recently represented converters have been implemented on Xilinx ISE 13.1 field-programmable gate array (FPGA) simulator to derive area and delay that are measured for the various ranges up to 256 bits. The experimental results show that the proposed converters have lower area–time complexity comparing to the state-of-the-art converter for similar moduli sets.

更新日期：2021-02-19

点击分享查看原文

点击收藏

阅读更多本刊最新论文