当前位置: X-MOL 学术ACM Trans. Archit. Code Optim. › 论文详情
Our official English website, www.x-mol.net, welcomes your feedback! (Note: you will need to create a separate account there.)
A RISC-V Simulator and Benchmark Suite for Designing and Evaluating Vector Architectures
ACM Transactions on Architecture and Code Optimization ( IF 1.6 ) Pub Date : 2020-11-10 , DOI: 10.1145/3422667
Cristóbal Ramírez 1 , César Alejandro Hernández 2 , Oscar Palomar 3 , Osman Unsal 3 , Marco Antonio Ramírez 4 , Adrián Cristal 1
Affiliation  

Vector architectures lack tools for research. Consider the gem5 simulator, which is possibly the leading platform for computer-system architecture research. Unfortunately, gem5 does not have an available distribution that includes a flexible and customizable vector architecture model. In consequence, researchers have to develop their own simulation platform to test their ideas, which consume much research time. However, once the base simulator platform is developed, another question is the following: Which applications should be tested to perform the experiments? The lack of Vectorized Benchmark Suites is another limitation. To face these problems, this work presents a set of tools for designing and evaluating vector architectures. First, the gem5 simulator was extended to support the execution of RISC-V Vector instructions by adding a parameterizable Vector Architecture model for designers to evaluate different approaches according to the target they pursue. Second, a novel Vectorized Benchmark Suite is presented: a collection composed of seven data-parallel applications from different domains that can be classified according to the modules that are stressed in the vector architecture. Finally, a study of the Vectorized Benchmark Suite executing on the gem5-based Vector Architecture model is highlighted. This suite is the first in its category that covers the different possible usage scenarios that may occur within different vector architecture designs such as embedded systems, mainly focused on short vectors, or High-Performance-Computing (HPC), usually designed for large vectors.

中文翻译:

用于设计和评估矢量架构的 RISC-V 模拟器和基准套件

矢量架构缺乏研究工具。考虑 gem5 模拟器,它可能是计算机系统架构研究的领先平台。不幸的是,gem5 没有包含灵活且可定制的矢量架构模型的可用发行版。因此,研究人员必须开发自己的模拟平台来测试他们的想法,这会耗费大量的研究时间。然而,一旦开发了基础模拟器平台,另一个问题是:应该测试哪些应用程序来执行实验?缺乏向量化基准套件是另一个限制。为了面对这些问题,这项工作提出了一套用于设计和评估向量架构的工具。第一的,gem5 模拟器被扩展为支持 RISC-V 向量指令的执行,方法是添加一个可参数化的向量架构模型,供设计人员根据他们追求的目标评估不同的方法。其次,提出了一种新颖的向量化基准套件:一个由来自不同领域的七个数据并行应用程序组成的集合,可以根据向量架构中强调的模块进行分类。最后,重点介绍了在基于 gem5 的向量架构模型上执行的向量化基准套件的研究。该套件是同类产品中的第一个,涵盖了不同矢量架构设计中可能出现的不同使用场景,例如嵌入式系统,主要关注短向量或高性能计算 (HPC),
更新日期:2020-11-10
down
wechat
bug