当前位置: X-MOL 学术 › EPE J. › 论文详情
Our official English website, www.x-mol.net, welcomes your feedback! (Note: you will need to create a separate account there.)
Control with high performances based DTC strategy: FPGA implementation and experimental validation
EPE Journal ( IF 0.5 ) Pub Date : 2018-11-27 , DOI: 10.1080/09398368.2018.1548802
Saber Krim 1 , Soufien Gdaim 2 , Abdellatif Mtibaa 2 , Mohamed Faouzi Mimouni 1
Affiliation  

ABSTRACT This paper aims to improve the induction motor performances using a modified Direct Torque Control (DTC). The DTC is featured by its simple structure and fast dynamic response. Also, it does not require a speed sensor and it is less dependent on the motor parameters. However, the basic handicaps of this method are the torque ripples and the current distortions due to the presence of the hysteresis controllers. This paper aims; firstly, to replace the hysteresis controllers and the switching table by a fuzzy logic system in order to overcome these handicaps. Furthermore, the sampling frequency is another parameter which must be investigated to reduce the commutation losses and the harmonic stator current waves. The second purpose of this paper is to reduce the execution time using a Field Programmable Gate Array (FPGA). The FPGA is able to execute the Fuzzy DTC (FDTC) with a higher sampling frequency, thanks to its parallel processing relative to the Digital Signal Processor (DSP). The FDTC model is verified by simulation using system generator tool and validated by experimentation utilizing an FPGA Virtex 5. Thus, excellent performances at low processing time are obtained using the Xilinx FPGA Virtex 5.

中文翻译:

基于高性能 DTC 策略的控制:FPGA 实现和实验验证

摘要 本文旨在使用改进的直接转矩控制 (DTC) 来提高感应电机的性能。DTC的特点是结构简单,动态响应快。此外,它不需要速度传感器,并且对电机参数的依赖性较小。然而,这种方法的基本缺陷是由于滞后控制器的存在而导致的转矩脉动和电流失真。本文旨在;首先,用模糊逻辑系统代替滞后控制器和开关表以克服这些障碍。此外,采样频率是另一个必须研究以减少换向损耗和谐波定子电流波的参数。本文的第二个目的是使用现场可编程门阵列 (FPGA) 减少执行时间。由于其相对于数字信号处理器 (DSP) 的并行处理,FPGA 能够以更高的采样频率执行模糊 DTC (FDTC)。FDTC 模型通过使用系统生成器工具的仿真进行验证,并通过使用 FPGA Virtex 5 的实验进行验证。因此,使用 Xilinx FPGA Virtex 5 可在低处理时间获得出色的性能。
更新日期:2018-11-27
down
wechat
bug