当前位置: X-MOL 学术J. Circuits Syst. Comput. › 论文详情
Our official English website, www.x-mol.net, welcomes your feedback! (Note: you will need to create a separate account there.)
An Efficient Fixed-Point Multiplier Based on CORDIC Algorithm
Journal of Circuits, Systems and Computers ( IF 0.9 ) Pub Date : 2020-09-10 , DOI: 10.1142/s0218126621500808
Burhan Khurshid 1 , Javeed Jeelani Khan 1
Affiliation  

Fixed-point multiplication is an important operation that is frequently used in many digital signal processing (DSP) applications. The operation is computationally intense and very often the performance of multiplier determines the overall performance of DSP system. Evidently, a wide range of approaches have been proposed for efficient implementation of fixed-point multipliers on different hardware platforms. In this paper, we use Coordinate Rotation DIgital Computer (CORDIC) algorithm to perform fixed-point multiplication operation. The motivation for our approach is based on the fact that CORDIC is a hardware-efficient algorithm, wherein accuracy can be traded-off for performance. Our implementation targets field programmable gate arrays (FPGAs) and focuses on exploiting the underlying general and specialized fabric to the fullest. Performance comparisons against various traditional and recent approaches show that a substantial improvement is achievable by using CORDIC-based multipliers. We have also implemented a recently proposed convolution architecture using CORDIC-based multipliers. The results show that a proper choice of CORDIC architecture can result in an improvement of performance parameters like resource utilization, throughput and dynamic power. This, however, is achieved in lieu of a small cost in accuracy. Our analysis of an 8-stage CORDIC multiplier reports a mean absolute percentage error (MAPE) of 6.032 — a factor that reduces exponentially with increasing number of stages.

中文翻译:

基于CORDIC算法的高效定点乘法器

定点乘法是在许多数字信号处理 (DSP) 应用中经常使用的重要运算。该操作的计算量很大,并且乘法器的性能通常决定了 DSP 系统的整体性能。显然,已经提出了广泛的方法来在不同的硬件平台上有效地实现定点乘法器。在本文中,我们使用坐标旋转数字计算机(CORDIC)算法进行定点乘法运算。我们的方法的动机是基于这样一个事实,即 CORDIC 是一种硬件效率高的算法,其中精度可以换取性能。我们的实施以现场可编程门阵列 (FPGA) 为目标,并专注于充分利用底层通用和专用结构。与各种传统和最近方法的性能比较表明,使用基于 CORDIC 的乘法器可以实现显着改进。我们还使用基于 CORDIC 的乘法器实现了最近提出的卷积架构。结果表明,正确选择 CORDIC 架构可以提高性能参数,如资源利用率、吞吐量和动态功率。然而,这可以代替准确性的小成本来实现。我们对 8 级 CORDIC 乘数的分析报告显示平均绝对百分比误差 (MAPE) 为 6.032,该系数随着级数的增加呈指数下降。我们还使用基于 CORDIC 的乘法器实现了最近提出的卷积架构。结果表明,正确选择 CORDIC 架构可以提高性能参数,如资源利用率、吞吐量和动态功率。然而,这可以代替准确性的小成本来实现。我们对 8 级 CORDIC 乘数的分析报告显示平均绝对百分比误差 (MAPE) 为 6.032,该系数随着级数的增加呈指数下降。我们还使用基于 CORDIC 的乘法器实现了最近提出的卷积架构。结果表明,正确选择 CORDIC 架构可以提高性能参数,如资源利用率、吞吐量和动态功率。然而,这可以代替准确性的小成本来实现。我们对 8 级 CORDIC 乘数的分析报告显示平均绝对百分比误差 (MAPE) 为 6.032,该系数随着级数的增加呈指数下降。
更新日期:2020-09-10
down
wechat
bug