当前位置: X-MOL 学术ACM Trans. Reconfig. Technol. Syst. › 论文详情
Our official English website, www.x-mol.net, welcomes your feedback! (Note: you will need to create a separate account there.)
An OpenGL Compliant Hardware Implementation of a Graphic Processing Unit Using Field Programmable Gate Array–System on Chip Technology
ACM Transactions on Reconfigurable Technology and Systems ( IF 3.1 ) Pub Date : 2020-09-02 , DOI: 10.1145/3410357
Alexander E. Beasley 1 , C. T. Clarke 1 , R. J. Watson 1
Affiliation  

FPGA-SoC technology provides a heterogeneous platform for advanced, high-performance systems. The System on Chip (SoC) architecture combines traditional single and multiple core processor topologies with flexible FPGA fabric. Dynamic reconfiguration allows the hardware accelerators to be changed at run-time. This article presents a novel OpenGL compliant GPU design implemented on an FPGA. The design uses an FPGA-SoC environment allowing the embedded processor to offload graphics operation onto a more suitable architecture. To the authors’ knowledge, this is a first. The graphics processor consists of GLSL compliant shaders, an efficient Barycentric Rasterizer, and a draw mode manager. Performance analysis shows the throughput of the shaders to be hundreds of millions of vertices per second. The design uses both pipelining and resource reuse to optimise throughput and resource use, allowing implementation on a low-cost, FPGA device. Pixel processing rates from this implementation are almost 80% higher than other FPGA implementations. Power consumption compared with comparative embedded devices shows the FPGA consuming as little as 2% of the power of a Mali device, and an up to 11.9-fold increase in efficiency compared to an Nvidia RTX 2060 - Turing architecture device.

中文翻译:

使用现场可编程门阵列-片上系统技术的图形处理单元的 OpenGL 兼容硬件实现

FPGA-SoC 技术为先进的高性能系统提供了一个异构平台。片上系统 (SoC) 架构将传统的单核和多核处理器拓扑与灵活的 FPGA 架构相结合。动态重新配置允许在运行时更改硬件加速器。本文介绍了一种在 FPGA 上实现的新型 OpenGL 兼容 GPU 设计。该设计使用 FPGA-SoC 环境,允许嵌入式处理器将图形操作卸载到更合适的架构上。据作者所知,这是第一次。图形处理器由符合 GLSL 的着色器、高效的重心光栅化器和绘图模式管理器组成。性能分析显示着色器的吞吐量为每秒数亿个顶点。该设计使用流水线和资源重用来优化吞吐量和资源使用,允许在低成本的 FPGA 设备上实现。此实现的像素处理速率比其他 FPGA 实现高出近 80%。与对比嵌入式设备相比,FPGA 的功耗仅为 Mali 设备的 2%,与 Nvidia RTX 2060 - Turing 架构设备相比,效率提高了 11.9 倍。
更新日期:2020-09-02
down
wechat
bug