当前位置: X-MOL 学术arXiv.cs.OH › 论文详情
Our official English website, www.x-mol.net, welcomes your feedback! (Note: you will need to create a separate account there.)
A Faithful Binary Circuit Model with Adversarial Noise
arXiv - CS - Other Computer Science Pub Date : 2020-06-15 , DOI: arxiv-2006.08485
Matthias F\"ugger and J\"urgen Maier and Robert Najvirt and Thomas Nowak and Ulrich Schmid

Accurate delay models are important for static and dynamic timing analysis of digital circuits, and mandatory for formal verification. However, F\"ugger et al. [IEEE TC 2016] proved that pure and inertial delays, which are employed for dynamic timing analysis in state-of-the-art tools like ModelSim, NC-Sim and VCS, do not yield faithful digital circuit models. Involution delays, which are based on delay functions that are mathematical involutions depending on the previous-output-to-input time offset, were introduced by F\"ugger et al. [DATE'15] as a faithful alternative (that can easily be used with existing tools). Although involution delays were shown to predict real signal traces reasonably accurately, any model with a deterministic delay function is naturally limited in its modeling power. In this paper, we thus extend the involution model, by adding non-deterministic delay variations (random or even adversarial), and prove analytically that faithfulness is not impaired by this generalization. Albeit the amount of non-determinism must be considerably restricted to ensure this property, the result is surprising: the involution model differs from non-faithful models mainly in handling fast glitch trains, where small delay shifts have large effects. This originally suggested that adding even small variations should break the faithfulness of the model, which turned out not to be the case. Moreover, the results of our simulations also confirm that this generalized involution model has larger modeling power and, hence, applicability.

中文翻译:

具有对抗性噪声的忠实二元电路模型

准确的延迟模型对于数字电路的静态和动态时序分析很重要,并且对于形式验证是必不可少的。然而,F\"ugger 等人 [IEEE TC 2016] 证明,在 ModelSim、NC-Sim 和 VCS 等最先进的工具中用于动态时序分析的纯惯性延迟不会产生忠实的数字电路模型。对合延迟是基于延迟函数的,这些延迟函数是依赖于先前输出到输入时间偏移的数学对合,由 F\"ugger 等人引入。[DATE'15] 作为忠实的替代品(可以很容易地与现有工具一起使用)。尽管证明对合延迟可以相当准确地预测实际信号轨迹,但任何具有确定性延迟函数的模型在其建模能力方面自然受到限制。在本文中,因此,我们通过添加非确定性延迟变化(随机或什至对抗性)来扩展对合模型,并通过分析证明这种概括不会损害忠诚度。尽管非确定性的数量必须受到相当大的限制以确保此属性,但结果令人惊讶:对合模型与非忠实模型的不同主要在于处理快速故障序列,其中小延迟移位具有很大影响。这最初表明即使添加很小的变化也会破坏模型的忠实度,但事实并非如此。此外,我们的模拟结果也证实了这种广义对合模型具有更大的建模能力,因此具有更大的适用性。并通过分析证明这种概括不会损害忠诚度。尽管非确定性的数量必须受到相当大的限制以确保此属性,但结果令人惊讶:对合模型与非忠实模型的不同主要在于处理快速故障序列,其中小延迟移位具有很大影响。这最初表明即使添加很小的变化也会破坏模型的忠实度,但事实并非如此。此外,我们的模拟结果也证实了这种广义对合模型具有更大的建模能力,因此具有更大的适用性。并通过分析证明这种概括不会损害忠诚度。尽管非确定性的数量必须受到相当大的限制以确保此属性,但结果令人惊讶:对合模型与非忠实模型的不同主要在于处理快速故障序列,其中小延迟移位具有很大影响。这最初表明即使添加很小的变化也会破坏模型的忠实度,但事实并非如此。此外,我们的模拟结果也证实了这种广义对合模型具有更大的建模能力,因此具有更大的适用性。对合模型与非忠实模型的主要区别在于处理快速毛刺序列,其中小的延迟偏移会产生很大的影响。这最初表明即使添加很小的变化也会破坏模型的忠实度,但事实并非如此。此外,我们的模拟结果也证实了这种广义对合模型具有更大的建模能力,因此具有更大的适用性。对合模型与非忠实模型的主要区别在于处理快速毛刺序列,其中小的延迟偏移会产生很大的影响。这最初表明即使添加很小的变化也会破坏模型的忠实度,但事实并非如此。此外,我们的模拟结果也证实了这种广义对合模型具有更大的建模能力,因此具有更大的适用性。
更新日期:2020-06-16
down
wechat
bug