当前位置: X-MOL 学术IEEE Commun. Mag. › 论文详情
Our official English website, www.x-mol.net, welcomes your feedback! (Note: you will need to create a separate account there.)
Data Converter Interleaving: Current Trends and Future Perspectives
IEEE Communications Magazine ( IF 8.3 ) Pub Date : 2020-05-01 , DOI: 10.1109/mcom.001.1900683
Christian Schmidt , Hiroshi Yamazaki , Gregory Raybon , Peter Schvan , Erwan Pincemin , S. J. Ben Yoo , Daniel J. Blumenthal , Takayuki Mizuno , Robert Elschner

Future generations of optical networks will require optical interfaces that operate beyond 1 Tb/s to keep up with the exploding worldwide Internet data capacity. The data converters, digital- to-analog converter (DAC) and analog-to-digital converter (ADC), significantly define the signal bandwidth that can be transmitted or received with an electro-optic transceiver. The foreseen improvements of complementary metal oxide semiconductor (CMOS) data converters in upcoming CMOS technology nodes do not scale to the expected interface data rates for future communications systems. To address this bandwidth requirement, parallel data converter architectures (i.e., interleaved data converters) are an intriguing solution to enable performance beyond the limits imposed by continuing traditional CMOS approaches. In this article, we discuss the performance requirements for future data converters and provide an overview of the projected evolution of fiber optic networks and the limits imposed by CMOS-only data converters. Interleaved data converter architectures, in both the electrical and optical domains, are described and discussed. Finally, an outlook is given on the future development of next generation DAC and ADC architectures. This article is based on the presentations and discussions in the workshop "Super DACs and ADCs -- To Interleave or Not to Interleave" at the Optical Networking and Communication Conference 2019.

中文翻译:

数据转换器交错:当前趋势和未来展望

未来几代光网络将需要运行速度超过 1 Tb/s 的光接口,以跟上全球互联网数据容量的爆炸式增长。数据转换器、数模转换器 (DAC) 和模数转换器 (ADC) 显着定义了可以通过电光收发器传输或接收的信号带宽。在即将到来的 CMOS 技术节点中,互补金属氧化物半导体 (CMOS) 数据转换器的可预见改进不会扩展到未来通信系统的预期接口数据速率。为了满足这种带宽要求,并行数据转换器架构(即交错数据转换器)是一种有趣的解决方案,可以使性能超越持续的传统 CMOS 方法所施加的限制。在本文中,我们讨论了未来数据转换器的性能要求,并概述了光纤网络的预计发展以及仅 CMOS 数据转换器所施加的限制。描述和讨论了电气和光域中的交错数据转换器架构。最后,展望了下一代 DAC 和 ADC 架构的未来发展。本文基于 2019 年光网络与通信大会上研讨会“超级 DAC 和 ADC——交错或不交错”的演讲和讨论。在电学和光学领域,都进行了描述和讨论。最后,展望了下一代 DAC 和 ADC 架构的未来发展。本文基于 2019 年光网络与通信大会上研讨会“超级 DAC 和 ADC——交错或不交错”的演讲和讨论。在电学和光学领域,都进行了描述和讨论。最后,展望了下一代 DAC 和 ADC 架构的未来发展。本文基于 2019 年光网络与通信大会上研讨会“超级 DAC 和 ADC——交错或不交错”的演讲和讨论。
更新日期:2020-05-01
down
wechat
bug