当前位置: X-MOL 学术IEEE Trans. Very Larg. Scale Integr. Syst. › 论文详情
Our official English website, www.x-mol.net, welcomes your feedback! (Note: you will need to create a separate account there.)
All-Digital Bandwidth Mismatch Calibration of TI-ADCs Based on Optimally Induced Minimization
IEEE Transactions on Very Large Scale Integration (VLSI) Systems ( IF 2.8 ) Pub Date : 2020-05-01 , DOI: 10.1109/tvlsi.2020.2974549
Yang Azevedo Tavares , Kang-Yoon Lee , Minjae Lee

The problem of parameter mismatch in time-interleaved-analog-to-digital converters (TI-ADCs) has become a significant concern to guarantee output linearity. Several solutions have been presented for offset, gain, time skew, and bandwidth mismatches, but they can rely on hardware expensive methods. This article proposes an all-digital calibration algorithm for the TI-ADC bandwidth mismatch, which is capable of detecting the optimal correction coefficients for the derivative-based digital filters. The analyzed convergence logic further relaxes the hardware requirements. Moreover, numerical simulations and experimental results validate the calibration efficiency. A commercial 12-bit 3.6-GS/s two-channel TI-ADC was used to verify the proposed calibration algorithm under real conditions.

中文翻译:

基于最优诱导最小化的 TI-ADC 全数字带宽失配校准

时间交错模数转换器 (TI-ADC) 中的参数不匹配问题已成为保证输出线性度的重要问题。已经针对偏移、增益、时间偏差和带宽失配提出了几种解决方案,但它们可能依赖于硬件昂贵的方法。本文提出了一种针对 TI-ADC 带宽失配的全数字校准算法,该算法能够检测基于导数的数字滤波器的最佳校正系数。分析的收敛逻辑进一步放宽了硬件要求。此外,数值模拟和实验结果验证了校准效率。使用商用 12 位 3.6-GS/s 双通道 TI-ADC 在实际条件下验证所提出的校准算法。
更新日期:2020-05-01
down
wechat
bug