On-chip oscillators are popular clocking solutions for a wide range of circuits and systems due to their ease of integration and low form factor, but their energy efficiency is typically limited to the pJ/cycle range by a number of contributors, such as active biasing currents, frequency dividers, and comparators. This work presents an on-chip oscillator for energy-efficient Internet-of-Things (IoT) applications based on a duty-cycled digital frequency-locked loop (DFLL) that reduces energy by disabling energy-hungry components and only periodically reactivating them to keep the output frequency stabilized during temperature drifts. A test chip is implemented in 65-nm CMOS and achieves 18.8 fJ/cycle (10.5 nW at 560 kHz) while maintaining an average steady-state temperature stability of 96.1 ppm/°C from 0 °C to 100 °C.

中文翻译：

---

使用占空比数字锁频环具有96.1-ppm /°C稳态稳定度的0.5V 560kHz 18.8fJ /周期片上振荡器

片上振荡器由于易于集成且外形小巧，是广泛用于各种电路和系统的常用时钟解决方案，但其能效通常受许多因素（例如有源偏置）的限制在pJ /周期范围内电流，分频器和比较器。这项工作提出了一种基于占空比数字锁频环（DFLL）的节能型物联网（IoT）应用的片上振荡器，该振荡器通过禁用耗能的组件并仅定期将其重新激活来降低能耗。在温度漂移期间保持输出频率稳定。测试芯片采用65 nm CMOS制成，可实现18.8 fJ /周（在560 kHz时为10.5 nW），同时在0°C至100°C范围内保持96.1 ppm /°C的平均稳态温度稳定性。