Skip to main content

Advertisement

Log in

Technology scaling impact on VLSI interconnect and low swing signaling technique

  • Technical Paper
  • Published:
Microsystem Technologies Aims and scope Submit manuscript

Abstract

The aim of this study is to analyze the effectiveness and limitations of different on-chip interconnect signaling techniques in deep submicron technology (UMC 90 nm). In this study, the conventional interconnect interface circuit (buffer or inverter) and modern interconnect interface circuit using level converter has been analyzed and their performances are reported in this study. The applied square wave input frequency ranges between 2 and 800 MHz, while the supply voltage is taken as 1 V. Similarly, the reference voltage is taken as 500 mv and load capacitance is 1 pF. The performance of each circuit is analyzed on the benchmarked interconnect (RC or RLC 3-π). In our analysis, we have observed that as compared to the conventional interconnect interface scheme (buffer or inverter), the low swing signaling technique using the low-VT-devices-based level converter can be used to obtain 3-times energy saving.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22

Similar content being viewed by others

References

  • Balasubramanian A, Amusan OA, Bhuva BL et al. (2008) Measurement and analysis of interconnect crosstalk due to single events in a 90 nm CMOS technology. IEEE Trans Nucl Sci 55:2079–2084. https://doi.org/10.1109/TNS.2008.2000781

    Article  Google Scholar 

  • Bhardwaj H, Jain S, Sohal H (2022) An innovative interconnect structure with improved Elmore delay estimation model for deep submicron technology. Analog Integr Circuits Signal Process 111:419–439. https://doi.org/10.1007/s10470-022-02012-3

    Article  Google Scholar 

  • Brain R (2016) Interconnect scaling: challenges and opportunities. In: 2016 IEEE international electron devices meeting (IEDM). IEEE, pp 9.3.1–9.3.4

  • Ekekwe N (2010) Power dissipation and interconnect noise challenges in nanometer CMOS technologies. IEEE Potentials 29:26–31. https://doi.org/10.1109/MPOT.2010.935825

    Article  Google Scholar 

  • Ganguly A, Pande PP, Belzer B, Grecu C (2008) Design of low power and reliable networks on chip through joint crosstalk avoidance and multiple error correction coding. J Electron Test 24:67–81. https://doi.org/10.1007/s10836-007-5035-1

    Article  Google Scholar 

  • Golshan R, Haroun B (1994) A novel reduced swing CMOS bus interface circuit for high speed low power VLSI systems. In: Proceedings of IEEE international symposium on circuits and systems—ISCAS. 94. IEEE, pp 351–354

  • Hamedani SG, Moaiyeri MH (2020) Comparative analysis of the crosstalk effects in multilayer graphene nanoribbon and MWCNT interconnects in sub-10 nm technologies. IEEE Trans Electromagn Compat 62:561–570. https://doi.org/10.1109/TEMC.2019.2903567

    Article  Google Scholar 

  • Huang XU, Liu KUN, Huang X-Z, He Z-R (2019) An effective method for interconnect delay optimization of asic’s. dtetr. https://doi.org/10.12783/dtetr/ecae2018/27740

  • IC Insights (2022) The McClean Report 2022: a complete analysis and forecast of the semiconductor industry. https://www.icinsights.com/services/mcclean-report/pricing-order-forms/. Accessed 16 May 2022

  • Jackson, Hodges S (2006) Analysis and design of digital integrated circuits, 3rd edn. 578

  • Kavicharan M, Murthy NS, Bheema Rao N (2013) A closed-form delay estimation model for current-mode high speed VLSI interconnects. In: 2013 the international conference on technological advances in electrical, electronics and computer engineering (TAEECE). IEEE, pp 502–506

  • Madhuri BD, Sunithamani S (2019) Crosstalk noise analysis of on-chip interconnects for ternary logic applications using FDTD. Microelectronics J 93:104633. https://doi.org/10.1016/j.mejo.2019.104633

    Article  Google Scholar 

  • Pei Z, Dutta A, Shang L et al (2021) Interconnect technology/system co-optimization for low-power VLSI0 applications using ballistic materials. IEEE Trans Electron Devices 68:3513–3519. https://doi.org/10.1109/TED.2021.3077210

    Article  Google Scholar 

  • Ping-Yuan C, Chien-Cheng Y(2005) A voltage level converter circuit design with low power consumption. In: 2005 6th international conference on ASIC. IEEE, pp 358–359

  • Qian J, Pullela S, Pillage L (1994) Modeling the “Effective capacitance” for the RC interconnect of CMOS gates. IEEE Trans Comput-Aided Des Integr Circuits Syst 13:1526–1535. https://doi.org/10.1109/43.331409

    Article  Google Scholar 

  • Reehal G, Ismail M (2014) A systematic design methodology for low-power NoCs. IEEE Trans VLSI Syst 22:2585–2595. https://doi.org/10.1109/TVLSI.2013.2296742

    Article  Google Scholar 

  • Shahriar M, Khalid M, Ahmed A (2017) Crosstalk noise modeling analysis for RC interconnect in deep sub-micron VLSI circuit. CAE 7:33–38. https://doi.org/10.5120/cae2017652647

    Article  Google Scholar 

  • Sridhara SR, Ahmed A, Shanbhag NR (2004) Area and energy-efficient crosstalk avoidance codes for on-chip buses. In: IEEE international conference on computer design: VLSI in computers and processors, 2004. ICCD 2004. Proceedings. IEEE, pp 12–17

  • Tuan T, Lai B (2003) Leakage power analysis of a 90nm FPGA. In: Proceedings of the IEEE 2003 custom integrated circuits conference, 2003. IEEE, pp 57–60

  • Venkatraman V, Anders M, Kaul H et al (2006) A low-swing signaling circuit technique for 65nm on-chip interconnects. In: 2006 IEEE international SOC conference. IEEE, pp 289–292

  • Zhang H, George V, Rabaey JM (2000) Low-swing on-chip signaling techniques: effectiveness and robustness. IEEE Trans VLSI Syst 8:264–272. https://doi.org/10.1109/92.845893

    Article  Google Scholar 

Download references

Acknowledgements

This work is also supported by the Minister of Science and Technology under 109-2221-E-009-163, 109-2622-8-009-018-TE1, 110-2622-8-009-011-TE1, 110-2223-E-A49 -001-,110-2218-E-A49 -020 -MBK and 109-2622-E-009-027-. And the authors would like to acknowledge chip fabrication support provided by Taiwan Semiconductor Research Institute (TSRI), Taiwan.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Paul C.-P. Chao.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Pandey, R.K., Pribadi, E.F. & Chao, P.CP. Technology scaling impact on VLSI interconnect and low swing signaling technique. Microsyst Technol 28, 2337–2351 (2022). https://doi.org/10.1007/s00542-022-05329-1

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00542-022-05329-1

Navigation