Abstract
For the fast addition of two multibit binary numbers, parallel-prefix adders (PPAs) are currently considered effective. Several PPAs are known with different time and hardware characteristics, and in particular, the Kogge–Stone adder is faster than other PPAs. However, this adder has a large number of logical elements and, therefore, occupies a large area, which leads to an increase in its price. This paper analyzes the Kogge–Stone adder. To reduce its hardware and time costs, a modified PPA is developed. Adders are compared in terms of the occupied area and the maximum delay of an operation. A results’ verification scheme is implemented to confirm the reliability of the modified adder’s operation. This circuit is simulated in the CAD Altera Quartus-II environment. As a result, it is found that when performing operations with 32- and 64-bit operands, the developed adder reduces the occupied area by 11 and 16.5%, respectively, and the maximum delay by 7%, compared to a Kogge–Stone adder.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
REFERENCES
Yakunin, A.N. and Aung, M.S., Comparative analysis of characteristics of binary multi-bit parallel adders, Izv. Vyssh. Uchebn. Zaved., Elektron., 2018, vol. 23, no. 3, pp. 299–301.
Daphni, S. and Vijula Grace, K.S., A review analysis of parallel prefix adders for better performance in VLSI applications, in Proceedings of the IEEE International Conference on Circuits and Systems, Thiruvananthapuram, India, 2017, pp. 103–106.
Daphni, S. and Vijula Grace, S.K., Design and analysis of 32-bit parallel prefix adders for low power VLSI applications, Adv. Sci. Technol. Eng. Syst., 2019, vol. 4, pp. 102–106.
Rahila, KC. and Sajesh Kumar, U., A comprehensive comparative analysis of parallel prefix adders for asic implementation, in Proceedings of the International Conference on Systems Energy and Environment, GCE Kannur, Kerala, July 2019, pp. 1–5.
Aung, M.S. and Yakunin, A.N., Reduction of the hardware complexity of a parallel prefix adder, in Proceedings of the International Conference EIConRus-2018, St. Petersburg, Moscow, June 28–31, 2018, Moscow: MIET, 2018, pp. 1348–1349.
Penchalaiah, U. and Siva Kumar, V.G., Design of high-speed and energy-efficient parallel prefix Kogge– Stone adder, in Proceedings of the IEEE International Conference on System, Computation, Automation and Networking, Pondicherry, India, July 6–7, 2018, 2018, pp. 1–6.
Yakunin, A.N. and Aung, M.S., Increasing the operating speed of a multi-bit binary multiplier, in Problemy razrabotki perspektivnykh mikro- i nanoelektronnykh sistem MES-2018 (Problems of the Development of Promising Micro- and Nanoelectronic Systems, Proceedings of the 7th All-Russia Conference), 2018, vol. 2, pp. 149–151.
Yakunin, A.N. and Aung, M.S., Research and modification of a multi-bit parallel-prefix adder, Izv. Vyssh. Uchebn. Zaved., Elektron., 2019, vol. 24, no. 2, pp. 197–207.
Chervyakov, N.I., Lyakhov, P.A., Valueva, M.V., and Krivolapova, O.V., Comparative analysis of adders hardware implementation on FPGA, Nauka. Innov. Tekhnol., 2016, no. 4, pp. 99–108.
Harris, D. and Harris, S., Digital Design and Computer Architecture, New York: Morgan Kaufmann, 2012.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Yakunin, A.N., San, A.M. & Htun, H.M. Improving the Operating Efficiency of a Multibit Binary Parallel-Prefix Adder. Russ Microelectron 50, 491–498 (2021). https://doi.org/10.1134/S106373972107012X
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1134/S106373972107012X