An Analytical Approach for the Estimation of the Far-Field Reduction Obtained by Placing Closed Conductor Loops in Proximity to a Chip | IEEE Journals & Magazine | IEEE Xplore