High-Performance Acceleration of 2-D and 3-D CNNs on FPGAs Using Static Block Floating Point | IEEE Journals & Magazine | IEEE Xplore