Skip to main content
SpringerLink
Log in

Comparing phase detectors in analog Phase-Locked Loops

  • Regular Article
  • Published:
The European Physical Journal Special Topics Aims and scope Submit manuscript

Abstract

The Phase-Locked Loops, conceived in the 1930’s by Henri de Bellescize, and used in a large scale on TV sets and integrated services digital telecommunication networks are nowadays increasing their relevance, being present in the time-basis generation and detection either in integrated circuits or in smart-grids power distribution systems. Among the Phase-Locked Loop architecture components is the Phase Detector. The phase detection function is a measure of phase/frequency errors in the Phase-Locked Loop, with analog, hybrid and digital implementations. In most of the classical literature the phase detection function is implemented by a signal multiplier device that can be approximated by a sine function from the phase error. Additional simplifications made on the phase detection function approximates the Phase-Locked Loop to a Düffing system. The phase detection function usually generates oscillations, such as the double-frequency jitter, which is a sinusoidal signal with the double of the synchronization frequency. Nowadays, software implementation allows a considerable flexibility to the phase detection function. Therefore, the phase detection requires accurate modeling to guarantee precision to the obtained clock signals. This work presents a performance comparison between the multiplier, the sine and the Düffing detectors.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11

Similar content being viewed by others

References

  1. H. de Bellescize, La reception synchrone. Onde Electrique 11, 230–240 (1929)

    Google Scholar 

  2. K.R. Wendt, G.L. Fredendall, Automatic frequency and phase control of synchronization in television receivers. Proce. IRE 31(1), 7–15 (1943)

    Article  Google Scholar 

  3. D. Richman, Color-carrier reference phase synchronization accuracy in ntsc color television. Proc. IRE 42(1), 106–133 (1954)

    Article  Google Scholar 

  4. W. Lindsey, F. Ghazvinian, W. Hagmann, K. Dessouky, Network synchronization. Proc. IEEE 73(10), 1445–1467 (1985)

    Article  ADS  Google Scholar 

  5. X. He, X. Jin, M. Wang, D. Zhou, S. Goto, A 98 gmacs/w 32-core vector processor in 65 nm cmos. IEICE Trans. Fund. Electron. Commun. Comput. Sci. E94.A, 2609–2618 (2011)

    Article  ADS  Google Scholar 

  6. P. Šimek, J. Škramlík, V. Valouch, A frequency locked loop strategy for synchronization of inverters used in distributed energy sources. Int. J. Electrical Power Energy Syst. 107, 120–130 (2019)

    Article  Google Scholar 

  7. R. Follmann, E.E.N. Macau, E. Rosa, J.R.C. Piqueira, Phase oscillatory network and visual pattern recognition. IEEE Trans. Neural Netw. Learn. Syst. 26(7), 1539–1544 (2015)

    Article  MathSciNet  Google Scholar 

  8. Liming Xiu, Wen Li, J. Meiners, R. Padakanti, A novel all-digital pll with software adaptive filter. IEEE J. Sol. State Circ. 39(3), 476–483 (2004)

    Article  ADS  Google Scholar 

  9. R.B. Staszewski, P.T. Balsara, Phase-domain all-digital phase-locked loop. IEEE Trans. Circ. Syst. II Express Briefs 52(3), 159–163 (2005)

    Article  Google Scholar 

  10. M.A. Alvarez, U. Spagnolini, Distributed time and carrier frequency synchronization for dense wireless networks. IEEE Trans. Signal Inform. Process. Over Netw 4(4), 683–696 (2018)

    Article  MathSciNet  Google Scholar 

  11. X. Wang, W. Wei, Z. Liu, D. Han, N. Deng, L. Yang, W. Xie, Y. Dong, Joint frequency and time transfer over optical fiber with high-precision delay variation measurement using a phase-locked loop. IEEE Photon. J. 11(2), 1–8 (2019)

    Google Scholar 

  12. J.N. Tripathi, V.K. Sharma, H. Shrimali, A review on power supply induced jitter. IEEE Trans. Compt. Pack. Manuf. Technol. 9(3), 511–524 (2019)

    Google Scholar 

  13. J.R.C. Piqueira, Delay-free phase-locked loop ring: equilibrium and phase perturbation. Physica D Nonlinear Phenom. 404, 132344 (2020)

    Article  MathSciNet  Google Scholar 

  14. H. Meyr, G. Ascheid, Synchronization in Digital Communications Phase-Frequency-Locked Loops, and Amplitude Control, vol. 1. Wiley (1990)

  15. F.M. Gardner, Phaselock Techniques, 3rd edn. Wiley, (2005)

  16. R. E. Best, Phase-locked loops—design, simulation, and applications. McGraw Hill Education, McGraw Hill Education, 6 ed., (2007)

  17. Á.M. Bueno, A.A. Ferreira, J.R.C. Piqueira, Modeling and filtering double-frequency jitter in one-way master-slave chain networks. IEEE Trans. Circ. Syst. I: Regular Pap. 57(12), 3104–3111 (2010)

    MathSciNet  Google Scholar 

  18. J. R. C. Piqueira and C. Batistela, Duffing phase-locked loop: equilibrium and phase jitter, in 8th International Conference on Physics and Control (PhysCon 2017), pp. 33–36, 2017

  19. J.R.C. Piqueira, Aplicação da Teoria Qualitativa de Equações Diferenciais a Problemas de Sincronismo de Fase. PhD thesis, Escola Politécnica da Universidade de São Paulo (1987). https://doi.org/10.11606/T.3.2017.tde-31032017-082016

  20. J.R.C. Piqueira, A.Z. Caligares, Double-frequency jitter in chain master-slave clock distribution networks: comparing topologies. J. Commun. Netw. 8(1), 8–12 (2006)

    Article  Google Scholar 

  21. Á.M. Bueno, J.M. Balthazar, J.R.C. Piqueira, Phase-locked loops lock-in range in frequency modulated-atomic force microscope nonlinear control system. Commun. Nonlinear Sci. Numer. Simul. 17(7), 3101–3111 (2012)

    Article  ADS  MathSciNet  Google Scholar 

  22. J.R.C. Piqueira, Using bifurcations in the determination of lock-in ranges for third-order phase-locked loops. Commun. Nonlinear Sci. Numer. Simul. 14(5), 2328–2335 (2009)

    Article  ADS  MathSciNet  Google Scholar 

  23. D. Hanselman and B. Littlefield, Mastering MATLAB. Pearson Education (2011)

  24. Recomendation ITU.T G.811, Timing Characteristics of Primary Clocks. (1997). https://www.itu.int/rec/T-REC-G.811-199709-I/en

Download references

Author information

Authors and Affiliations

  1. Polytechnic School, University of São Paulo-USP, São Paulo, SP, Brazil

    Rancés Sánchez Sánchez & José Roberto Castilho Piqueira

  2. Institute of Science and Technology, São Paulo State University-UNESP, Sorocaba, SP, Brazil

    Átila Madureira Bueno

Authors
  1. Rancés Sánchez Sánchez
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. José Roberto Castilho Piqueira
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Átila Madureira Bueno
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Átila Madureira Bueno.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Sánchez, R.S., Piqueira, J.R.C. & Bueno, Á.M. Comparing phase detectors in analog Phase-Locked Loops. Eur. Phys. J. Spec. Top. 230, 3609–3614 (2021). https://doi.org/10.1140/epjs/s11734-021-00245-3

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1140/epjs/s11734-021-00245-3

Search

Navigation