Skip to main content
SpringerLink
Log in

Area, Speed and Power Optimized Implementation of a Band-Pass FIR Filter Using High-Level Synthesis

  • Published:
Wireless Personal Communications Aims and scope Submit manuscript

Abstract

This paper proposes an area, speed and power-optimized band-pass digital signal processing filter targeted for Kintex-7 Field Programmable Gate Array device. The filter was designed using MATLAB and Simulink and code generated using HDL Coder from MathWorks. The implementation was created using a novel high-level synthesis design method, which reduces pessimism associated with bit-width constraints in synthesis for inputs, outputs, and intermediate data nodes. MATLAB HDL coder generated Register Transfer Level (RTL) code was implemented on Xilinx Kintex 7 using Vivado software. The obtained results are superior to those of previous implementations for exact filter specifications. We also performed an RTL simulation for the filter and compared the functional verification results with a golden double-precision implementation in MATLAB. The results suggest that constraining the bit width and pessimism reduction has less than 1% impact on the filter accuracy within limits specified by architecture specifications.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6

Similar content being viewed by others

References

  1. Ruan, A. W., Liao, Y. B., & Li, J. X. (2009). An ALU-based universal architecture for FIR filters. In IEEE proceedings of international conference on communications, circuits and systems, Milpitas, July 2009 (pp. 1070–1073).

  2. Quayyum, A., & Mazher, M. (2012). Design of programmable, efficient finite impulse response filter based on distributive arithmetic algorithm. International Journal of Information Technology and Electrical Engineering, 1, 19–24.

    Google Scholar 

  3. Wu, T. (2020). High-speed fault-tolerant finite impulse response digital filter on field programmable gate array. Journal of Shanghai Jiaotong University (Science). https://doi.org/10.1007/s12204-020-2214-z.

    Article  Google Scholar 

  4. Sudharsan, R. R. (2019). Synthesis of FIR filter using ADC-DAC: A FPGA implementation. In 2019 IEEE international conference on clean energy and energy efficient electronics circuit for sustainable development (INCCES). IEEE.

  5. Assef, A. A., et al. (2019). Modeling of a simple and efficient cascaded FPGA-based digital band-pass FIR filter for raw ultrasound data. In XXVI Brazilian congress on biomedical engineering. Singapore: Springer.

  6. Xilinx. (2018). Vivado Design Suite: High-Level Synthesis. https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf.

  7. MathWorks HDL coder. https://www.mathworks.com/products/hdl-coder.html.

  8. Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., & Zhang, Z. (2011). High-level synthesis for FPGAs: From prototyping to deployment. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 30, 473–491. https://doi.org/10.1109/TCAD.2011.211059

    Article  Google Scholar 

  9. Catapult® High-Level Synthesis. https://eda.sw.siemens.com/en-US/ic/ic-design/high-level-synthesis-and-verification-platform. Accessed 31 Mar 2021.

  10. Stratus High-Level Synthesis. https://www.cadence.com/ko_KR/home/tools/digital-design-and-signoff/synthesis/stratus-high-level-synthesis.html. Accessed 31 Mar 2021.

  11. Synphony H-Level Synthesis. https://news.synopsys.com/index.php?s=20295&item=123096. Accessed 31 Mar 2021.

  12. Sumanth, K., Nagakishore Bhavanam, S., & Bhaskara Rao, B. (2016). Performance analysis of non-uniform filter bank with equi ripple bandpass filter. Signal Processing, 1, 2.

    Google Scholar 

  13. Jose, J. P., Sundaram, M., & Jaffino, G. (2020). FPGA implementation of epileptic seizure detection using ELM classifier. In 2020 6th international conference on bio signals, images, and instrumentation (ICBSII), Chennai, India (pp. 1–5). https://doi.org/10.1109/ICBSII49132.2020.9167598.

  14. Dutta, T., Aich, R. M., Dhabal, S., & Venkateswaran, P. (2020). Finite impulse response filterdesign using Grasshopper optimization algorithm and implementation on FPGA. In 2020 IEEE applied signal processing conference (ASPCON), Kolkata, India (pp. 313–317). https://doi.org/10.1109/ASPCON49795.2020.9276711.

Download references

Author information

Authors and Affiliations

  1. Electrical and Electronics Engineering Department, Birla Institute of Technology and Science, Vidya Vihar Campus, Pilani, Rajasthan, India

    Prateek Sikka, Abhijit R. Asati & Chandra Shekhar

Authors
  1. Prateek Sikka
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Abhijit R. Asati
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Chandra Shekhar
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Prateek Sikka.

Ethics declarations

Conflict of interest

The authors declare that they have no conflict of interest.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Sikka, P., Asati, A.R. & Shekhar, C. Area, Speed and Power Optimized Implementation of a Band-Pass FIR Filter Using High-Level Synthesis. Wireless Pers Commun 127, 1869–1878 (2022). https://doi.org/10.1007/s11277-021-08727-2

Download citation

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11277-021-08727-2

Keywords

Search

Navigation