Skip to main content
Log in

Fractional-order memristive neural synaptic weighting achieved by pulse-based fracmemristor bridge circuit

基于脉冲分忆抗桥电路的分数阶记忆性神经突触加权

  • Published:
Frontiers of Information Technology & Electronic Engineering Aims and scope Submit manuscript

Abstract

We propose a novel circuit for the fractional-order memristive neural synaptic weighting (FMNSW). The introduced circuit is different from the majority of the previous integer-order approaches and offers important advantages. Since the concept of memristor has been generalized from the classic integer-order memristor to the fractional-order memristor (fracmemristor), a challenging theoretical problem would be whether the fracmemristor can be employed to implement the fractional-order memristive synapses or not. In this research, characteristics of the FMNSW, realized by a pulse-based fracmemristor bridge circuit, are investigated. First, the circuit configuration of the FMNSW is explained using a pulse-based fracmemristor bridge circuit. Second, the mathematical proof of the fractional-order learning capability of the FMNSW is analyzed. Finally, experimental work and analyses of the electrical characteristics of the FMNSW are presented. Strong ability of the FMNSW in explaining the cellular mechanisms that underlie learning and memory, which is superior to the traditional integer-order memristive neural synaptic weighting, is considered a major advantage for the proposed circuit.

摘要

提出一种新颖的分数阶记忆性神经突触加权电路. 与以往大多数整数阶神经突触加权电路不同, 该分数阶记忆性神经突触加权电路具有许多重要优点. 由于忆阻的概念已从经典的整数阶忆阻推广到分数阶忆阻 (分忆抗), 分忆抗能否实现分数阶记忆性突触成为一个具有挑战性的理论问题. 本文研究利用脉冲分忆抗桥电路实现的分数阶记忆性神经突触加权电路的特点. 首先, 利用基于脉冲的分忆抗桥电路设计分数阶记忆性神经突触加权电路结构. 其次, 从数学上证明分数阶记忆性神经突触加权电路的分数阶学习能力. 最后, 通过实验研究分数阶记忆性神经突触加权电路的电特性. 分数阶记忆性神经突触加权电路在解释学习和记忆基础的细胞机制方面具有很强的能力, 优于传统的整数阶神经突触加权电路, 是该电路的主要优势.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

Download references

Author information

Authors and Affiliations

Authors

Contributions

Yifei PU designed the research. Bo YU and Qiuyan HE processed the data. Yifei PU and Qiuyan HE drafted the manuscript. Bo YU and Xiao YUAN helped organize the manuscript. Yifei PU, Bo YU, Qiuyan HE, and Xiao YUAN revised and finalized the paper.

Corresponding authors

Correspondence to Qiuyan He  (何秋燕) or Xiao Yuan  (袁晓).

Ethics declarations

Yifei PU, Bo YU, Qiuyan HE, and Xiao YUAN declare that they have no conflict of interest.

Additional information

Project supported by the National Key Research and Development Program of China (No. 2018YFC0830300) and the National Natural Science Foundation of China (No. 61571312)

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Pu, Y., Yu, B., He, Q. et al. Fractional-order memristive neural synaptic weighting achieved by pulse-based fracmemristor bridge circuit. Front Inform Technol Electron Eng 22, 862–876 (2021). https://doi.org/10.1631/FITEE.2000085

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1631/FITEE.2000085

Key words

关键词

CLC number

Navigation