Skip to main content
SpringerLink
Log in

Low-power high-speed phase frequency detector based on carbon nano-tube field effect transistors

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

    We’re sorry, something doesn't seem to be working properly.

    Please try refreshing the page. If that doesn't work, please contact support so we can address the problem.

Abstract

A phase frequency detector (PFD) with a very low dead zone is proposed which is based on a configuration adaptable to both CMOS or carbon nano-tube transistors (CNTFETs). In the first step the proposed configuration is designed using CMOS transistors, and then CNTFETs are substituted to improve the speed and reduce the propagation delay. The proposed PFD in addition to very low dead zone, has low power consumption and high frequency range of operation, which are achieved as a result of the elimination of the reset path. The simulation results based on 32 nm technology for CNTFET and 180 nm technology for CMOS, illustrate that CNTFET-based proposed circuit dissipates 2 µW and has frequency of operation up to 30 GHz, and the dead zone equal to 1 ps. Compared to the conventional PFD based on CMOS technology, its dead zone and power consumption are lower. In addition, the effects of blocks’ parameters including the phase detector, which affect the operation of the phase locked loop, or delay locked loop, are systematically analyzed.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig.1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22
Fig. 23

Similar content being viewed by others

Notes

  1. True Single-Phase Clock.

References

  1. Razavi, B. (2000). Design of analog CMOS integrated circuits. New York, NY: McGraw-Hill.

    Google Scholar 

  2. Baker, R. J., Li, H. W., & Boyce, D. E. (2000). CMOS circuit design layout and simulation, IEEE press series on microelectronics system. (pp. 355–361). London: Wiley.

    Google Scholar 

  3. Elham, Z., Sabbagh, A., & Zaher, M. (2007). 0.18μm phase/frequency detector and charge pump design for digital video broadcasting for handheld’s phase-locked-loop systems. PhD thesis, The Ohio State Unviersty

  4. Qiu, Y., Zhao, L., & Zhang, F. (2018). Design of 0.35-ps RMS jitter 4.4–5.6-GHz frequency synthesizer with adaptive frequency calibration using 55-nm CMOS technology. Circuits System Signal Process, 37, 1479–1504

    Article  MathSciNet  Google Scholar 

  5. Gholami, M. (2017). Phase detector with minimal blind zone and reset time for GSamples/s DLLs. Circuits System Signal Process., 36, 3549–3563

    Article  Google Scholar 

  6. Mann, A., Karalkar, A., He, L., & Jones, M. (2010). The design of a low-power low-noise phase lock loop. In 2010 11th international symposium on quality electronic design (ISQED), San Jose, CA, pp. 528–531

  7. Strzelecki, J., & Ren, S. (2015). Near-zero dead zone phase frequency detector with wide input frequency difference. Electronics Letters, 51(14), 61–1059

    Article  Google Scholar 

  8. Azadmousavi, T., Azadbakht, M., NajafiAghdam, E., & Frounchi, J. (2018). A novel zero dead zone PFD and efficient CP for PLL applications. Analog Integrated Circuits and Signal Processing, 95(1), 83–91

    Article  Google Scholar 

  9. Mowloodi, S. S., Kazeminiaand, S., & Hadidi, K. (2014). Wide-range 16-phases DLL based on improved dead-zone phase detector and reduced gain charge pump. In 2014 22nd Iranian conference on electrical engineering (ICEE), Tehran, pp. 133–138

  10. Ghaderi, N., & Alidadi-Shamsabadi, M. (2017). A novel ultra high speed and low power phase detector using carbon nanotube field effect transistors. In: 2017 10th international conference on electrical and electronics engineering (ELECO), Bursa, pp. 467–471

  11. Ong, A., Benyamin, S., Cancio, J., et al. (2003). A 40–43-Gb/s clock and data recovery IC with integrated SFI-5 1:16 demultiplexer in SiGe technology. IEEE Journal of Solid-State Circuits, 38(12), 2155–2168

    Article  Google Scholar 

  12. Rezayee, A., & Martin, K. (2002). A 10-Gb/s clock recovery circuit with linear phase detector and coupled two-stage ring oscillator. In: Proceedings of the 28th European solid-state circuits conference, Florence, Italy, pp. 419–422

  13. Kim, Y. B., Kim, Y., & Lombardi, F. (2009). A novel design methodology to optimize the speed and power of the CNTFET circuits. In 2009 52nd IEEE international midwest symposium on circuits and systems, Cancun, pp. 1130–1133

  14. Wang, W., Zhang, T., Zhang, L., Li, N., Yue, G., & Yang, X. (2014). High-frequency and switching performance investigations of novel lightly doped drain and source hetero-material-gate CNTFET. Materials Science in Semiconductor Processing, 21(1), 132–139

    Article  Google Scholar 

  15. Chen, W., Inerowicz, M. E., & Jung, B. (2010). Phase frequency detector with minimal blind zone for fast frequency acquisition. IEEE Transactions on Circuits and Systems II: Express Briefs, 57(12), 936–940

    Article  Google Scholar 

  16. Park, K., & Park, I. (2009). Fast frequency acquisition phase frequency detectors with prediction-based edge blocking. In 2009 IEEE International Symposium on Circuits and Systems, Taipei, pp. 1891–1894

  17. Gholami, M., Sharifkhani, M., & Hashemi, M. (2011). A novel parallel architecture for low voltage-low power DLL-based frequency multiplier. In 2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS), Athens, pp. 1–4

  18. AbdollahyGharbali, M., Azadbakht, M., Feyzi, E., Sobhi, J., & NajafiAghdam, E. (2019). A 2.4 GHz integer-N frequency synthesizer for ZigBee applications. Analog IntegrCirc Sig Process, 99, 167–175

    Article  Google Scholar 

  19. Liao, F., & Lu, S. (2012). A waveform-dependent phase-noise analysis for edge-combining DLL frequency multipliers. IEEE Transactions on Microwave Theory and Techniques, 60(4), 1086–1096

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, South Tehran Branch, Islamic Azad University, Tehran, Iran

    Mahnaz Soltani Mohammadi & Farhad Razaghian

  2. Department of Electrical Engineering, Sharif University of Technology, Tehran, Iran

    Sirus Sadughi

Authors
  1. Mahnaz Soltani Mohammadi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Sirus Sadughi
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Farhad Razaghian
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Sirus Sadughi.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Soltani Mohammadi, M., Sadughi, S. & Razaghian, F. Low-power high-speed phase frequency detector based on carbon nano-tube field effect transistors. Analog Integr Circ Sig Process 108, 377–389 (2021). https://doi.org/10.1007/s10470-021-01845-8

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-021-01845-8

Keywords

Search

Navigation