Skip to main content
Log in

Design of an Improved Low-Power and High-Speed Booth Multiplier

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

This paper presents an improved 8 × 8-bit Booth multiplier with reduced power, delay and area. The major operations that consume power and are responsible for larger critical path delays in Booth multiplication are partial product array generation (PPAG), partial product array compression (PPAC) and partial product array addition (PPAA), for the generation of the final product. So, in our proposed multiplication framework, the design improvements are focused on B-to-C, PPAG, PPAC and PPAA. For speed-power improvement in PPAG operations, an improved circuit for binary-to-two’s complement converter has been proposed to provide a lower critical path delay. Secondly, for power-area improvement, we have proposed a new scheme to generate the first term for all PPAs, the encoder for the generation of the first partial product array (PPA) and modified encoders for third PPA. This results in reduced multiplexer sizes, leading to lower power consumption and lower delays during PPAG. For speed-power improvement in the partial product array addition (PPAA), the carry save addition scheme without carry propagation has been proposed for the reduction of partial product arrays that speeds up the PPAC operation. For the final addition of the last two operands, i.e. PPAA, an n-bit adder segment is designed for our proposed 13-bit modified carry select adder (MCSA) that provides a major contribution in the speed-power and area efficiency of the proposed Booth multiplier architecture. The proposed architecture along with some recently reported state-of-the-art architectures is implemented in 1P-9 M Low K 90-nm CMOS technology, and simulations are carried out using Cadence Virtuoso using 500 MHz clock pulse frequency at a temperature of 27 °C using supply voltage of 1.25 V, for comparison purposes. The proposed multiplier provides an improvement of 26.12% in delay, 32.9% improvement in power-delay product and 32.36% improvement in area-delay product, as compared to the recent designs.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22
Fig. 23
Fig. 24

Similar content being viewed by others

Data availability

The data that support the findings of this study are available within the article.

References

  1. E. Antelo, P. Montuschi, A. Nannarelli, Improved 64-bit radix-16 booth multiplier based on partial product array height reduction. IEEE Trans Circuits Syst I Regul Pap 64(2), 409–418 (2017)

    Article  Google Scholar 

  2. P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar, A. Dandapat, Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit. IEEE Trans. Very Large Scale Integr. Syst. 23(10), 2001–2008 (2014)

    Article  Google Scholar 

  3. N.V.V.K. Boppana, J. Kommareddy, S. Ren, Low-cost and high-performance 8 × 8 Booth multiplier. Circuits Syst. Signal Process. 38(9), 4357–4368 (2019)

    Article  Google Scholar 

  4. T. Chattopadhyay, D.K. Gayen, All-optical 2’s complement number conversion scheme without binary addition. Opto-Electronics 11(1), 1–7 (2017)

    Google Scholar 

  5. S.M. Cho, P.K. Meher, L.T.N. Trung, H.J. Cho, S.Y. Park, Design of very high-speed pipeline FIR filter through precise critical path analysis. IEEE Access. 9, 34722–34735 (2021)

    Article  Google Scholar 

  6. D. D. Gajski, Principles of Digital Design. (Prentice Hall, 1997)

  7. A. Garg, G. Joshi, Gate diffusion input based 4-bit Vedic multiplier design. IET Circuits Devices Syst. 12(6), 764–770 (2018)

    Article  Google Scholar 

  8. Z. Huang, M.D. Ercegovac, High-performance low-power left-to-right array multiplier design. IEEE Trans. Comput. 54(3), 272–283 (2005)

    Article  Google Scholar 

  9. N. Itoh, Y. Naemura, H. Makino, Y. Nakase, T. Yoshihara, Y. Horiba, A 600-MHz 54/spl times/54-bit multiplier with rectangular-styled Wallace tree. IEEE J. Solid-State Circuits 36(2), 249–257 (2001)

    Article  Google Scholar 

  10. H. Jiang, J. Han, F. Qiao, F. Lombardi, Approximate Radix-8 Booth multipliers for low-power and high-performance operation. IEEE Trans. Comput. 65(8), 2638–2644 (2016)

    Article  MathSciNet  Google Scholar 

  11. N. Kito, N. Takagi, Concurrent error detectable modified carry select adder with easy testability. IEEE Trans. Comput. 68(7), 1105–1110 (2019)

    Article  MathSciNet  Google Scholar 

  12. S.R. Kuang, J.P. Wang, C.Y. Guo, Modified booth multipliers with a regular partial product array. IEEE Trans. Circuits Syst. II Express Briefs. 56 (5), 404–408 (2009)

  13. Y. Li, J. Zhu, G. Eichmann, Optical on-the-fly conversion of a modified signed digit to two’s complement binary number representation. Optics Letter. 13(4), 294–296 (1988)

    Article  Google Scholar 

  14. W. Liu, L. Qian, C. Wang, H. Jiang, J. Han, F. Lombardi, Design of approximate radix-4 Booth multipliers for error-tolerant computing. IEEE Trans. Computer. 66(8), 1435–1441 (2017)

    Article  MathSciNet  Google Scholar 

  15. B.K. Mohanty, S.K. Patel, Area–delay–power efficient carry-select adder. IEEE Trans. Circuits Syst. II Express Briefs 61(6), 418–422 (2014)

    Article  Google Scholar 

  16. P. Patali, S.T. Kassim, Efficient modular hybrid adders and Radix-4 booth multipliers for DSP applications. Microelectronics Journal. 96 (2020)

  17. A.S. Prabhu, V. Elakya, Design of modified low power booth multiplier, in 2012 International Conference on Computing, Communication and Applications (2012), pp. 1–6

  18. J.M. Rabaey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuits: A Design Perspective, 2nd Edition. (Englewood Cliffs, NJ:Prentice-Hall, 2003)

  19. Z. Shabbir, A.R. Ghumman, S.M. Chaudhry, A reduced-sp-D3Lsum adder-based high frequency 4×4 Bit multiplier using Dadda algorithm. Circuits Syst. Signal Process. 35(9), 3113 (2016)

    Article  Google Scholar 

  20. M. Sjalander, P.L. Edefors, High-speed and low-power multipliers using the Baugh-Wooley algorithm and HPM reduction tree, in 15th IEEE International Conference on Electronics, Circuits and Systems (2008), pp-33–36

  21. I. E. Sutherland, B. Sproull, D. Harris, Logical Effort: Designing Fast CMOS Circuits. (Morgan Kaufmann, 1999)

  22. K. Tsoumanis, N. Axelos, N. Moschopoulos, G. Zervakis, K. Pekmestzi, Pre-encoded multipliers based on non-redundant radix-4 signed digits encoding. IEEE Trans. Computer. 65(2), 670–676 (2016)

    Article  MathSciNet  Google Scholar 

  23. D. Villeger, V.G. Oklobdzija, Evaluation of booth encoding techniques for parallel multiplier implementation. Electron. Lett. 29(23), 2016–2017 (1993)

    Article  Google Scholar 

  24. N.H.E. Weste, D.M. Harris, C.M.O.S.V.L.S.I. Design, A Circuits and Systems Perspective, 4th edn. (Pearson, India, 2005).

    Google Scholar 

  25. H. Xue, R. Patel, N.V.V.K. Boppana, S. Ren, Low-power-delay-product radix-4 8∗8 Booth multiplier in CMOS. Electron. Lett. 54(6), 344–346 (2018)

    Article  Google Scholar 

  26. W.C. Yeh, C.W. Jen, High-speed Booth encoded parallel multiplier design. IEEE Trans. Comput. 49(7), 692–701 (2000)

    Article  MathSciNet  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Shabbir Majeed Chaudhry.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Rafiq, A., Chaudhry, S.M. Design of an Improved Low-Power and High-Speed Booth Multiplier. Circuits Syst Signal Process 40, 5500–5532 (2021). https://doi.org/10.1007/s00034-021-01730-9

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-021-01730-9

Keywords

Navigation