Skip to main content
Log in

A ring oscillator with very low phase noise and wide frequency range using carbon nanotube technology for PLL applications

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

This paper presents a wide frequency range three-stage voltage-controlled ring oscillator in CNTFET technology. The advantages of CNTFETs are the high speed of charge carriers, high signal to noise ratio, small size and ballistic transport. Therefore in comparison with MOSFETs, they have a higher frequency, and can operate at a wide frequency range with a very low phase noise if forward bulk bias and active inductor techniques are simultaneously used in the oscillators that employ CNTFETs. In this paper, the Stanford CNTFET model is implemented in Verilog-A, and the proposed CNT ring oscillator is simulated using ADS software over the 50–500 GHz frequency range. The phase noise of the oscillator is − 136 dBc/Hz at 1 MHz offset, which is suitable for PLL applications.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22
Fig. 23
Fig. 24

Similar content being viewed by others

References

  1. Westra, J. R., Verhoeven, C. J., & Van Roermund, A. H., Oscillators and Oscillator Systems. 2000: Springer.

  2. Sarkar, B., & Mandal, M. (2007). A ring oscillator based frequency synthesizer without using frequency divider. International Journal of Electronics, 94(2), 123–136.

    Article  Google Scholar 

  3. Mandal, M., & Sarkar, B. (2006). Characteristics of a variable length ring oscillator and its use in PLL based systems. International Journal of Electronics, 93(1), 29–40.

    Article  Google Scholar 

  4. Kim, B., Helman, D. N., & Gray, P. R. (1990). A 30-MHz hybrid analog/digital clock recovery circuit in 2-mu m CMOS. IEEE Journal of Solid-State Circuits, 25(6), 1385–1394.

    Article  Google Scholar 

  5. Enam, S. K., & Abidi, A. A. (1992). NMOS IC’s for clock and data regeneration in gigabit-per-second optical-fiber receivers. IEEE Journal of Solid-State Circuits, 27(12), 1763–1774.

    Article  Google Scholar 

  6. Mair, H., & Xiu, L. (2000). An architecture of high-performance frequency and phase synthesis. IEEE Journal of Solid-State Circuits, 35(6), 835–846.

    Article  Google Scholar 

  7. Mandal, M., & Sarkar, B. (2003). A new charge-pump PLL for tracking bursty signals. Indian Journal of Engineering & Materials Sciences, 10, 189–192.

  8. Young, I. A., Greason, J. K., & Wong, K. L. (1992). A PLL clock generator with 5 to 110 MHz of lock range for microprocessors. IEEE Journal of Solid-State Circuits, 27(11), 1599–1607.

    Article  Google Scholar 

  9. Sarkar, B., & Mandal, M. (2006). Novel technique of pulse width modulator design using a ring oscillator. Indian Journal of Pure & Applied Physics (IJPAP), 44(06), 473–477.

  10. Llaguno, M. C., Hone, J., Johnson, A. T., & Fischer, J. E. Thermal conductivity of single wall carbon nanotubes: diameter and annealing dependence. In AIP conference proceedings. 2001. American Institute of Physics.

  11. Yamada, T. (2000). Analysis of submicron carbon nanotube field-effect transistors. Applied Physics Letters, 76(5), 628–630.

    Article  Google Scholar 

  12. Kazmierski, T. J., Zhou, D., & Al-Hashimi, B. M. (2008). Efficient circuit-level modelling of ballistic CNT using piecewise non-linear approximation of mobile charge density. In Proceedings of the conference on Design, automation and test in Europe.

  13. Kazmierski, T. J., Zhou, D., Al-Hashimi, B. M., & Ashburn, P. (2009). Numerically efficient modeling of CNT transistors with ballistic and nonballistic effects for circuit simulation. IEEE Transactions on Nanotechnology, 9(1), 99–107.

    Article  Google Scholar 

  14. Deng, J., & Wong, H.-S. P. (2007). A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part I: Model of the intrinsic channel region. IEEE Transactions on Electron Devices, 54(12), 3186–3194.

    Article  Google Scholar 

  15. Deng, J., & Wong, H.-S. P. (2007). A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part II: Full device model and circuit performance benchmarking. IEEE Transactions on Electron Devices, 54(12), 3195–3205.

    Article  Google Scholar 

  16. Kazmierski, T. J., Zhou, D., & Al-Hashimi, B. M. (2009). HSPICE implementation of a numerically efficient model of CNT transistor. In 2009 Forum on specification & design languages (FDL). IEEE.

  17. Kazmierski, T. J., Zhou, D., & Al-Hashimi, B. M. (2007). A fast, numerical circuit-level model of carbon nanotube transistor. In 2007 IEEE international symposium on nanoscale architectures. IEEE.

  18. Deng, J., & Wong, H.-S. P. (2006). A circuit-compatible SPICE model for enhancement mode carbon nanotube field effect transistors. In 2006 International conference on simulation of semiconductor processes and devices. IEEE.

  19. Lin, A., Wan, G., Deng, J., & Wong, H. P. (2008). A quick user guide on stanford university carbon nanotube field effect transistors (CNFET) HSPICE model v. 2.2. 1. Stanford Univ., CA, USA.

  20. Appenzeller, J., Lin, Y. M., Knoch, J., Chen, Z., & Avouris, P. (2005). Comparing carbon nanotube transistors-the ideal choice: a novel tunneling device design. IEEE Transactions on Electron Devices, 52(12), 2568–2576.

    Article  Google Scholar 

  21. Postma, H. W., Teepen, T., Yao, Z., Grifoni, M., & Dekker, C. (2001). Carbon nanotube single-electron transistors at room temperature. Science, 293(5527), 76–79.

    Article  Google Scholar 

  22. Deng, J. (2007). Device modeling and circuit performance evaluation for nanoscale devices: Silicon technology beyond 45 nm node and carbon nanotube field effect transistors. Stanford University.

  23. Ashenden, P. J., Peterson, G. D., & Teegarden, D. A. (2002). The system designer’s guide to VHDL-AMS: analog, mixed-signal, and mixed-technology modeling. Elsevier.

  24. Accellera, C. Verilog-AMS Language Reference Manual Version 2.2. Published by: Accellera, 2004. 1370.

  25. Xinquan, L., Yue, Z., Yushan, L., & Xuemei, L. (2001). Behavioral modeling of electronic circuit module with Verilog-A language. In ASICON 2001. 2001 4th International conference on ASIC proceedings (Cat. No. 01TH8549). IEEE.

  26. Hajimiri, A., & Lee, T. H. (1998). A general theory of phase noise in electrical oscillators. IEEE Journal of Solid-State Circuits, 33(2), 179–194.

    Article  Google Scholar 

  27. Riley, W. J. (2008). Handbook of frequency stability analysis. Gaithersburg, MD: Special Publication (NIST SP), National Institute of Standards and Technology.

  28. Bar-Guy, A. (2005). Oscillator phase noise model. Matlab Central, An open exchange for the Matlab and Simulink user community.

  29. Howe, D., Allan, D., & Barnes, J., Properties of oscillator signals and measurement methods. from the website of NIST as was found on, 2005. vol. 10, p. 3.

  30. Chang, K. RF and Microwave Engineering. 2005.

  31. Kundert, K. (2003). Predicting the phase noise and jitter of PLL-based frequency synthesizers. Phase-Locking in High-Performance Systems: From Devices to Architectures, pp. 46–69.

  32. Kundert, K. (2006). The designer’s guide to spice and Spectre®. Springer.

  33. Thakur, V., & Verma, V. (2013). Low power consumption differential ring oscillator. International Journal of Electronics and Communication Engineering, 6(1), 81–92.

    Google Scholar 

  34. Shahbazi, K., & Hassanzadeh, A. (2014). A wide tuning range CMOS voltage controlled oscillator. Electrical and Electronics Engineering: An International Journal (ELELIJ), 3(2).

  35. Patel, D. P., & Oza, S. (2018). CMOS active inductor: A technical review. International Journal of Applied Engineering Research, 13(11), 9680–9685.

    Google Scholar 

  36. Sun, Y., & Jiang, M. (2016). A low power, and wide tuning range ring voltage controlled oscillator. In 2016 IEEE international conference on consumer electronics-Asia (ICCE-Asia). IEEE.

  37. Kamran, S., & Ghaderi, N. (2017). A novel high speed CMOS pseudo-differential ring VCO with wide tuning control voltage range. In 2017 Iranian conference on electrical engineering (ICEE). IEEE.

  38. Askari, S., & Saneei, M. (2019). Design and analysis of differential ring voltage controlled oscillator for wide tuning range and low power applications. International Journal of Circuit Theory and Applications, 47(2), 204–216.

    Google Scholar 

  39. Safari, A., & Dousti, M. (2020). Ring oscillators based on monolayer Graphene FET. Analog Integrated Circuits and Signal Processing (pp. 1–8).

  40. Rahane, S., & Kureshi, A. (2017). A low power and linear voltage controlled oscillator using hybrid CMOS-CNFET technology. International Journal of Applied Engineering Research, 12(9), 1969–1973.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Reza Sabbaghi-Nadooshan.

Additional information

Publisher’s note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Sarbazi, H., Sabbaghi-Nadooshan, R. & Hassanzadeh, A. A ring oscillator with very low phase noise and wide frequency range using carbon nanotube technology for PLL applications. Analog Integr Circ Sig Process 107, 511–528 (2021). https://doi.org/10.1007/s10470-021-01824-z

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-021-01824-z

Keywords

Navigation