Toward Functional Safety of Systolic Array-Based Deep Learning Hardware Accelerators | IEEE Journals & Magazine | IEEE Xplore