Abstract
It is usually very difficult to find the causes of low yield performance in semiconductor manufacturing. In a typical wafer probing process, when the yield is low, engineers are required to examine both the equipment and the products to clarify if the low yield performance could be contributed by the testing conditions or the products. No matter which were the main cause, the time-consuming trouble-shooting process itself demanded resources thus the overall equipment effectiveness (OEE) is also damaged. This paper dealt with the trouble shooting data of wafer probing process. By examining the main factors that may affect the yield and equipment downtime in the wafer probing process, this study conducted various experiments to explore the relationship between yield and various wafer probing settings such as cleaning sheet size, probing overdrive, touch down time, and contact resistance. As a results, the optimal conditions of the main factors for improving yield and OEE are presented.
Similar content being viewed by others
References
Bamber CJ, Castka P, Sharp JM, Motara Y (2003) Cross-functional team working for overall equipment effectiveness (OEE). J Q Mainten Eng 9(3):223–238
Broz JJ, Andersen JC, Rincon RM (2000) Reducing device yield fallout at wafer level test with electrohydrodynamic (EHD) cleaning. In: Proceedings International Test Conference 2000 (IEEE Cat. No. 00CH37159) (pp 477–484). IEEE
Chand G, Shirvani B (2000) Implementation of TPM in cellular manufacturing. J Mater Process Technol 103(1):149–154
Chen H, Lin HC, Peng CN, Wang MJ (2014) Wafer level chip scale package copper pillar probing. In: 2014 International test conference (pp 1–6), IEEE
De-Shin L, Meng-Kae S, Fang-Mao Z (2008) An investigation of wafer probe needles mechanical properties and contact resistance changing under multiprobing process. In: Transactions on components and packaging technologies, Vol 31, No 1 (pp 196–203)
Jang C, Park S, Infantolino B, Lehman L, Morgan R, Sengupta D (2008) Failure analysis of contact probe pins for SnPb and Sn applications. Microelectron Reliab 48(6):942–947
Lee M, Lin HC, Peng CN, Wang MJ (2015) Novel adaptive probing for wafer level chip scale package. In: 2015 Joint e-Manufacturing and Design Collaboration Symposium (eMDC) & 2015 international symposium on semiconductor manufacturing (ISSM) (pp 1–5). IEEE
Lizaranzu MJM, Rojo FC (2012) Equipment utilization tracking and improvement in semiconductor industry in probe and final test areas. IFAC Proc 45(31):127–132
Nagajima S (1989) TPM development program. Productivity Press, Cambridge, MA
Ng KC, Chong KE, Goh GGG (2014) Improving overall equipment effectiveness (OEE) through the six sigma methodology in a semiconductor firm: a case study. In: 2014 IEEE International conference on industrial engineering and engineering management (pp 833–837), IEEE
Seungje M, Nagalingam D, Quah ACT, Ang GB, Ng HP, Teo A, Lam J (2016) Detection of solder bump marginal contact resistance degradation using 4-point resistance measurement method. In: 2016 IEEE 23rd international symposium on the physical and failure analysis of integrated circuits (IPFA) (pp 11–16). IEEE
Shin B, Kwon HJ, Han SW, Im CM (2015) Fatigue life estimation of vertical probe needle for wafer probing. Int J Precision Eng Manuf 16(12):2509–2515
Qing T, Qing Y, Xiaohui W, Junhui L (2018) Real-time electrical characteristics of microprobe testing process in microelectronics packaging. IEEE Transactions on Semiconductor Manufacturing, vol 31, no 1
Tunaboylu B (2011) Testing of copper pillar bumps for wafer sort. IEEE Trans Component Pack Manuf Technol 2(6):985–993
Acknowledgements
The authors have no conflict of interest to declare. All co-authors have seen and agree with the contents of the manuscript and there is no financial interest to report. We certify that the submission is original work and is not under review at any other publication.
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Yeo, W., Chang, YC. & Liu, W. OEE improvement by pogo pin defect detection in wafer probing process. Microsyst Technol 27, 3111–3123 (2021). https://doi.org/10.1007/s00542-020-05189-7
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00542-020-05189-7