Abstract
This paper investigates the analysis of critical path delay in various infinite impulse response (IIR) digital filter structure implementations. The critical path delay increases with the order of filter increasing in all conventional structures. So, it is needed to reduce the critical path delay for the faster realization of a digital filter in real-time processing. This paper proposed the rules for taking efficient cutset to retime the higher-order IIR filter structure. By applying this proposed retiming/pipelining techniques to EEG preprocessing filter, the critical path delay is \(28\%\), \(23\%\) and \(18\%\) more reduced as compared to the traditional retiming in direct form, parallel and lattice-ladder structure, respectively. These newly retimed structures are simulated in MATLAB Simulink and converted to fixed-point arithmetic for the synthesis of structures on Virtex-5 implementation. The results in different structures show that the allpass-based IIR structures has the lowest critical path delay and lowest computational complexity as compared to the conventional structures. Also, the proposed retimed structure has a smaller slice-delay product and support the largest maximum sampling frequency but requires more slice lookup tables (LUTs) than a conventional structure.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
Data availability
The data that support the finding of this study are available in the institute Shri Guru Gobind Singhji Institute of Engineering and Technology, Vishnupuri, Nanded, Maharashtra, India. One of my supervisor and his research group at this institute has collected the EEG data for cognitive load analysis [3].
References
D.J. Allred, H. Yoo, V. Krishnan, W. Huang, D.V. Anderson, Lms adaptive filters using distributed arithmetic for high throughput. IEEE Trans. Circuits Syst. I Regul. Pap. 52(7), 1327–1337 (2005)
T.C. Denk, K.K. Parhi, Exhaustive scheduling and retiming of digital signal processing systems. IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. 45(7), 821–838 (1998)
S.S. Gupta, R.R. Manthalkar, Classification of visual cognitive workload using analytic wavelet transform. Biomed. Signal Process. Control 61, 101961 (2020)
C.E. Leiserson, J.B. Saxe, Retiming synchronous circuitry. Algorithmica 6(1–6), 5–35 (1991)
J. Ma, K.K. Parhi, Pipelined cordic-based state-space orthogonal recursive digital filters using matrix look-ahead. IEEE Trans. Signal Process. 52(7), 2102–2119 (2004)
P.K. Meher, On efficient retiming of fixed-point circuits. IEEE Trans. Very Large Scale Integr. VLSI Syst. 24(4), 1257–1265 (2015)
P.K. Meher, S.Y. Park, High-throughput pipelined realization of adaptive fir filter based on distributed arithmetic, in 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, IEEE, pp. 428–433 (2011)
P.K. Meher, S.Y. Park, Critical-path analysis and low-complexity implementation of the LMS adaptive algorithm. IEEE Trans. Circuits Syst. I Regul. Pap. 61(3), 778–788 (2013)
P.K. Meher, S. Chandrasekaran, A. Amira, Fpga realization of fir filters by efficient and flexible systolization using distributed arithmetic. IEEE Trans. Signal Process. 56(7), 3009–3017 (2008)
S.K. Mitra, Digital Signal Processing: A Computer-Based Approach, vol. 2 (McGraw-Hill, New York, 2013)
K.K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation (Wiley, New York, 2012)
S.Y. Park, P.K. Meher, Efficient fpga and asic realizations of a da-based reconfigurable fir digital filter. IEEE Trans. Circuits Syst. II Express Briefs 61(7), 511–515 (2014)
S. Simon, E. Bernard, M. Sauer, J.A. Nossek, A new retiming algorithm for circuit design, in Proceedings of IEEE International Symposium on Circuits and Systems-ISCAS’94, IEEE, vol. 4, pp. 35–38 (1994)
X.Y. Zhu, T. Basten, M. Geilen, S. Stuijk, Efficient retiming of multirate dsp algorithms. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(6), 831–844 (2012)
Acknowledgements
This research was supported by Ministry of Electronics and Information Technology, Govt. of India under Visvesvaraya Ph.D. scheme implemented by Digital India Corporation with reference number: PhD-MLA/4(67/2015-16). We are thankful to editor and anonymous reviewers for their constructive comments which resulted in enhancing the overall quality of the manuscript.
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
A Retimed IIR Filter Structures for Order \(N=4\) and \(N=5\)
A Retimed IIR Filter Structures for Order \(N=4\) and \(N=5\)
This section gives the additional figures of retimed IIR filter structures for order of filter \(N=4\) in Fig. 7 and \(N=5\) in Fig. 8. The allpass-based structure for \(N=5\) is given in Fig. 9.
Original and retimed IIR structures for \(N=4\)
Original and retimed IIR structures for \(N=5\)
Coupled allpass-based IIR structures for \(N=5\)
Rights and permissions
About this article
Cite this article
Ladekar, M.Y., Joshi, Y.V. & Manthalkar, R.R. Performance Analysis in Higher-Order IIR Filter Structures with Application to EEG Signal. Circuits Syst Signal Process 40, 4047–4063 (2021). https://doi.org/10.1007/s00034-021-01662-4
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-021-01662-4