Abstract
When manufacturing systems on a chip using modern technologies with highly integrated elements, problems arise in testing and repairing the internal memory. The original architecture of the fault-tolerant semiconductor memory with the given failure detection rate is proposed. At the same time, rather than the entire device being backed up only the elements that are most susceptible to failures are backed up, which reduces its weight and cost. The fault-tolerant memory design with automatic recovery is verified after quadruple failures. The fault-tolerant memory project is implemented in the M2S010-TQ144 chip of the system based on the SF2-Junior-KIT chip in the integrated development environment of Microsemi Libero SoC v11.8. The proposed architecture of fault-tolerant memory ensures the automatic recovery from the multiple failures of elements onboard spacecraft control systems using a built-in self-healing device without the use of fusible jumpers and the participation of maintenance personnel. In the semiconductor memory, when faults are detected, the data bits of the main array of storage cells in which failures occur are automatically replaced with the data emerging from the outputs of the spare array of storage cells. This improves reliability when performing multiple recovery cycles.
Similar content being viewed by others
REFERENCES
Kaushik, S. and Zorian, Y., Diagnostic and repair tools for embedded memory boost SoC yields. https://www. eetimes.com/document.asp?doc_id=1279777. Accessed November 10, 2018.
Preethy, K.J. and Rony, A., BIST architecture for multiple RAMs in SoC, in Proceedings of the 7th International Conference on Advances in Computing and Communications, ICACC-2017, Aug. 22–24, 2017, Cochin, India, 2017, pp. 159–165.
Sargsyan, D., Firmware generation architecture for memory BIST, in Proceedings of the IEEE East-West Design and Test Symposium, Sept. 14–17, 2018, Kazan, 2018, pp. 595–598.
Vishnoi, M., Kumar, A., and Sanadhya, M., Design of improved built-in-self-test algorithm (8n) for single port memory, Int. J. Soft Comput. Eng., 2012, vol. 2, no. 5, pp. 281–285.
Sruthi, A. and Sheshagiri Rao, V.R., Built-in self-test repair (BISTR) technique for radom access memories (RAMs), Int. J. Adv. Electron. Comput. Sci., 2017, vol. 4, no. 1, pp. 30–32.
Gorodetskaya, G., Recovering separate power memory elements, Kompon. Tekhnol., 2010, no. 10, pp. 133–134.
Bogatyrev, V.A. and Bogatyrev, S.V., Assessing the reliability of computer system with the account for phased recovery of the equipment and information, Izv. Vyssh. Uchebn. Zaved., Priborostr., 2016, vol. 59, no. 12, pp. 975–979.
Ryabtsev, V.G. and Utkina, T.Yu., Architecture of built-in multi-version self-test of memory chips, in Proceedings of the IEEE East-West Design and Test Symposium, Sept. 14–17, 2012, Kharkov, 2012, pp. 307–310.
Zhadnov, V.V., Failure model of electronic components for simulation, Izv. Vyssh. Uchebn. Zaved., Elektron., 2018, vol. 23, no. 4, pp. 353–361.
Borovikov, S.M., Tsyrel’chuk, I.N., and Troyan, F.D., Raschet pokazatelei nadezhnosti radioelektronnykh sredstv: ucheb.-metod. posobie (Calculation of Reliability Indicators of Electronic Equipment, The Handbook), Borovikov, S.M., Ed., Minsk: BGUIR, 2010.
Author information
Authors and Affiliations
Corresponding author
Ethics declarations
The work was financially supported by the Russian Foundation for Basic Research (project no. 16-08-00393).
Rights and permissions
About this article
Cite this article
Ryabtsev, V.G., Volobuev, S.V. Implementation of Memory in a System on a Chip with Built-In Self-Testing and Self-Healing. Russ Microelectron 49, 527–531 (2020). https://doi.org/10.1134/S1063739720070100
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1134/S1063739720070100