Ultralow-Latency VLSI Architecture Based on a Linear Approximation Method for Computing Nth Roots of Floating-Point Numbers | IEEE Journals & Magazine | IEEE Xplore