Abstract
This paper demonstrates the effect of ferroelectric gate oxide on the electrostatic doped nanotube tunnel field-effect transistor (FE-ED-NTTFET). The proposed device is a dopingless device, and the electrostatic doped method is used for the operation of the device. For electrostatic doped operation, the operating source voltage (VS) for the proposed device is −1.2 V. The intrinsic doping is used throughout the device. The thin ferroelectric material with a width of 2 nm is used as the gate oxide, to improve the performance of the proposed FE-ED-NTTFET device. For the detailed investigation of the proposed FE-ED-NTTFET device, the following parameters are taken into consideration such as device parameters, analogue parameters, and linearity parameters. In device parameters, energy band diagram, quasi Fermi-level of electron and hole, electron/hole mobility, electric filed, non-local tunneling (BTBT), and hole/electron concentration are taken into consideration. In analogue parameters ON current, OFF current, ION/IOFF current ratio, threshold voltage, and sub-threshold swings are considered. For small-signal analysis linearity parameters such as TGF, cut-off frequencies, HD2, HD3, VIP2, VIP3, IIP3, and IMD3 have been discussed. The proposed FE-ED-NTTFET device shows the higher ON current (ION) 6.24uA, lower OFF current (IOFF) order of 10−17 A, higher ION/IOFF current ratio 1*1012, and better sub-threshold swing (SS) 12 mV/decade for gate voltage (VGS) 1.2 V.
Similar content being viewed by others
Data Availability
Not Applicable.
References
Li H, Jagannathan B, Wang J, Su TC, Sweeney S, Pekarik JJ, Shi Y, Greenberg D, Jin Z, Groves R, Wagner L (2007, June) Technology scaling and device design for 350 GHz RF performance in a 45nm bulk CMOS process. In 2007 IEEE Symposium on VLSI Technology (pp. 56-57). IEEE. https://doi.org/10.1109/VLSIT.2007.4339725
Reisman A (1983) Device, circuit, and technology scaling to micron and submicron dimensions. Proc IEEE 71(5):550–565. https://doi.org/10.1109/PROC.1983.12638
Frank DJ, Dennard RH, Nowak E, Solomon PM, Taur Y, Wong HSP (2001) Device scaling limits of Si MOSFETs and their application dependencies. Proc IEEE 89(3):259–288. https://doi.org/10.1109/5.915374
Yan R-H, Ourmazd A, Lee KF (Jul. 1992) Scaling the Si MOSFET: from bulk to SOI to bulk. IEEE Trans Electron Devices 39(7):1704–1710. https://doi.org/10.1109/16.141237
Schaller RR (Jul. 1997) Moore’s law: past, present and future. IEEE Spectr 34(6):52–59. https://doi.org/10.1109/6.591665
Pearce CW, Yaney DS (1985) Short-channel effects in MOSFET's. IEEE electron device letters 6(7):326–328. https://doi.org/10.1109/EDL.1985.26143
Kim NS, Austin T, Baauw D, Mudge T, Flautner K, Hu JS, Irwin MJ, Kandemir M, Narayanan V (2003) Leakage current: Moore's law meets static power. Computer 36(12):68–75. https://doi.org/10.1109/MC.2003.1250885
Roy K, Mukhopadhyay S, Mahmoodi-Meimand H (2003) Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc IEEE 91(2):305–327. https://doi.org/10.1109/JPROC.2002.808156
Chan TY, Chen J, Ko PK, Hu C (1987, December) The impact of gate-induced drain leakage current on MOSFET scaling. In 1987 International Electron Devices Meeting (pp. 718-721). IEEE. https://doi.org/10.1109/IEDM.1987.191531
Wouters DJ, Colinge JP, Maes HE (1990) Subthreshold slope in thin-film SOI MOSFETs. IEEE Transactions on Electron Devices 37(9):2022–2033. https://doi.org/10.1109/16.57165
Zhang Q, Zhao W, Seabaugh A (2006) Low-subthreshold-swing tunnel transistors. IEEE Electron Device Letters 27(4):297–300. https://doi.org/10.1109/LED.2006.871855
Godoy A, López-Villanueva JA, Jiménez-Tejada JA, Palma A, Gámiz F (2001) A simple subthreshold swing model for short channel MOSFETs. Solid State Electron 45(3):391–397. https://doi.org/10.1016/S0038-1101(01)00060-0
Saurabh S, Kumar MJ (Oct. 2016) Fundamentals of tunnel field-effect transistors. CRC Press, Boca Raton, FL, USA. https://doi.org/10.1201/9781315367354
Lu H, Seabaugh A (Jul. 2014) Tunnel field-effect transistors: state-of-theart. IEEE J Electron Devices Soc 2(4):44–49. https://doi.org/10.1109/jeds.2014.2326622
Choi WY, Park B-G, Lee JD, Liu T-JK (Aug. 2007) Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. IEEE Electron Device Lett 28(8):743–745. https://doi.org/10.1109/LED.2007.901273
Mamidala MK, Vishnoi R, Pandey P (Nov. 2016) Tunnel field-effect transistors (TFET): Modelling and simulation. Wiley, West Sussex, U.K.
Apoorva N, Kumar S, Amin I, Anand S (March 2020) Design and performance optimization of novel Core–Shell Dopingless GAA-nanotube TFET with Si0.5Ge0.5-based source. in IEEE Transactions on Electron Devices 67(3):789–795. https://doi.org/10.1109/TED.2020.2965244
A. K. Gupta, A. Raman and N. Kumar, “Cylindrical Nanowire-TFET with Core-Shell Channel Architecture: Design and Investigation”. Silicon, pp.1–8., Dec-2019. doi:https://doi.org/10.1007/s12633-019-00331-1
Sahay S, Kumar MJ (April 2017) Nanotube junctionless FET: proposal, design, and investigation, in IEEE Transactions on Electron Devices, 64(4): 1851–1856, https://doi.org/10.1109/TED.2017.2672203
Kumar N, Mushtaq U, Amin SI, Anand S (Jan. 2019) Design and performance analysis of dual-gate all around core-shell nanotube TFET. Superlattices Microstructures 125:356–364. https://doi.org/10.1016/j.spmi.2018.09.012
Apoorva N, Kumar S, Amin I, Anand S (2020) Design and performance optimization of novel core–shell dopingless GAA-nanotube TFET with Si0.5Ge0.5-based source. IEEE trans. Electron Devices 67(3):789–795. https://doi.org/10.1109/TED.2020.2965244
Gupta AK, Raman A (2020) Performance analysis of electrostatic plasma-based dopingless nanotube TFET. Applied Physics A 126(7):573. https://doi.org/10.1007/s00339-020-03736-7
Gupta AK, Raman A, Kumar N (2020) Performance tuning and reliability analysis of the electrostatically configured nanotube tunnel FET with impact of Interface trap charges. Silicon. https://doi.org/10.1007/s12633-020-00777-8
Avci UE, Morris DH, Young IA (2015) Tunnel field-effect transistors: prospects and challenges. IEEE Journal of the Electron Devices Society 3(3):88–95. https://doi.org/10.1109/JEDS.2015.2390591
Ilatikhameneh H, Ameen TA, Chen C, Klimeck G, Rahman R (2018) Sensitivity challenge of steep transistors. IEEE Transactions on Electron Devices 65(4):1633–1639. https://doi.org/10.1109/TED.2018.2808040
Claeys C, Leonelli D, Rooyackers R, Vandooren A, Verhulst A, Heyns M, Groeseneken G, De Gendt S (2011) Trends and challenges in Si and hetero-junction tunnel field effect transistors. ECS Transactions 35(5):15
Krishnamohan T, Kim D, Raghunathan S, Saraswat K (2008) Double-gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and 60 mV/dec subthreshold slope, in Proc. IEEE Int. Electron Devices Meeting, pp. 1–3, https://doi.org/10.1109/IEDM.2008.4796839
Patel J, Sharma D, Yadav S, Lemtur A, Suman P (2019) Performance improvement of nano wire TFET by hetero-dielectric and hetero-material: at device and circuit level. Microelectron J 85:72–82. https://doi.org/10.1016/j.mejo.2019.02.004
Kumar N, Raman A (March 2019) Design and investigation of charge-plasma-based work function engineered dual-metal-heterogeneous gate Si-Si0.55Ge0.45 GAA-cylindrical NWTFET for Ambipolar analysis. in IEEE Transactions on Electron Devices 66(3):1468–1474. https://doi.org/10.1109/TED.2019.2893224
Rahimian M, Fathipour M (2017) Improvement of electrical performance in junctionless nanowire TFET using hetero-gate-dielectric. Mater Sci Semicond Process 63:142–152. https://doi.org/10.1016/j.mssp.2016.12.011
Raad BR, Nigam K, Sharma D, Kondekar PN (2016) Performance investigation of bandgap, gate material work function and gate dielectric engineered TFET with device reliability improvement. Superlattice Microst 94:138–146. https://doi.org/10.1016/j.spmi.2016.04.016
Vandooren A, Leonelli D, Rooyackers R, Hikavyy A, Devriendt K, Demand M, Loo R, Groeseneken G, Huyghebaert C (2013) Analysis of trap-assisted tunneling in vertical Si homo-junction and SiGe hetero-junction tunnel-FETs. Solid State Electron 83:50–55. https://doi.org/10.1016/j.sse.2013.01.026
Kumar N, Raman A (2019) Performance assessment of the charge-plasma-based cylindrical GAA vertical nanowire TFET with impact of interface trap charges. IEEE Transactions on Electron Devices 66(10):4453–4460. https://doi.org/10.1109/TED.2019.2935342
Kumar N, Amin SI, Anand S (2020) Design and performance optimization of novel Core–Shell Dopingless GAA-nanotube TFET with Si 0.5 Ge 0.5-based source. IEEE Transactions on Electron Devices 67(3):789–795. https://doi.org/10.1109/TED.2020.2965244
Agarwal H, Kushwaha P, Lin YK, Kao MY, Liao YH, Dasgupta A, Salahuddin S, Hu C (March 2019) Proposal for capacitance matching in negative capacitance field-effect transistors. in IEEE Electron Device Letters 40(3):463–466. https://doi.org/10.1109/LED.2019.2891540
Gupta AK, Raman A, Kumar N (2020) Charge-plasma-based negative capacitance ring-FET: design. Investigation and Reliability Analysis Journal of Elec Materi 49:4852–4863. https://doi.org/10.1007/s11664-020-08205-8
Anderson JD, Merkel J, Macmahon D, Kurinec SK (2018) Evaluation of Si:HfO2 ferroelectric properties in MFM and MFIS structures. IEEE Journal of the Electron Devices Society 6:525–534. https://doi.org/10.1109/JEDS.2018.2826978
Zhou D, Kamlah M, Munz D (2005) Effects of uniaxial prestress on the ferroelectric hysteretic response of soft PZT. J Eur Ceram Soc 25(4):425–432. https://doi.org/10.1016/j.jeurceramsoc.2004.01.016
ATLAS (2011) User’s manual, version 5. SILVACO, Santa Clara, CA, USA
Cutaia D et al. (2015) Fabrication and analysis of vertical p-type InAs-Si nanowire Tunnel FETs, EUROSOI-ULIS 2015: 2015 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon, Bologna, pp. 61–64, https://doi.org/10.1109/ULIS.2015.7063773
Gupta AK, Raman A (2020) Electrostatic-doped nanotube TFET: proposal, design, and investigation with linearity analysis. Silicon. https://doi.org/10.1007/s12633-020-00584-1
Acknowledgments
The Author wish to thanks Dr. Ashish Raman for his work in the field of semiconductor devices. We also thanks to the VLSI design Lab., Department of Electronics and communications, Dr. B. R. Ambedkar National Institute of Technology, Jalandhar, 144011, India.
Author information
Authors and Affiliations
Contributions
All the authors contributed to the study conception and design, literature review, material preparation, simulation, and analysis were performed by [Ashok Kumar Gupta] and [Dr. Ashish Raman]. The final draft of the manuscript was written by [Ashok Kumar Gupta] and all authors commented on the previous version of the manuscripts. All authors read and approved the final manuscript.
Corresponding author
Ethics declarations
No funding was received for conducting this study. Informed consent was obtained from all individual participants included in the study. The authors report no conflicts of interest. This article does not contain any studies with human or animal subjects.
Conflict of Interest
The authors whose names are listed immediately below certify that they have NO affiliations with or involvement in any organization or entity with any financial interest (such as honour-aria; educational grants; participation in speakers’ bureaus; membership, employment, consultancies, stock ownership, or other equity interest; and expert testimony or patent-licensing arrangements), or non-financial interest (such as personal or professional relationships, affiliations, knowledge or beliefs) in the subject matter or materials discussed in this manuscript.
Consent to Participate
Authors voluntarily agreed to participate in the research.
Consent for Publication
The Author transfers to Springer the non-exclusive publication rights and he warrants that his contribution is original and that he has full power to make this grant. The author signs for and accepts responsibility for releasing this material on behalf of all co-authors. This transfer of publication rights covers the non-exclusive right to reproduce and distribute the article, including reprints, translations, photographic reproductions, microform, electronic form (offline, online) or any other reproductions of similar nature.
Additional information
Publisher’s Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Gupta, A.K., Raman, A. Performance Enhancement and Signal Distortion Analysis of Virtually Doped Nanotube Tunnel FET with Embedded Ferroelectric Gate Oxide. Silicon 14, 1147–1158 (2022). https://doi.org/10.1007/s12633-020-00882-8
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s12633-020-00882-8