Abstract
This paper describes the design of an optimal and low power Digital Phase Lock Loop (DPLL). It consumes the 485 mV power using 45 nm CMOS technology on CADENCE Virtuoso software. DPLL used for fast speed, less noise or jitter and large bandwidth with very fast acquisition time in wireless or wire line communication for modulator or demodulator. Clock recover, clock synchronization are the important factor in which PLL used. In digital system and microprocessor the DPLL uses for the clock generation and frequency synthesizer. DPLL consist the phase detector, low pass filter and VCO. The VCO produced oscillations at 8.5 Ghz. The average power dissipation or power consumption of DPLL is 485mV at an input voltage of 2 V. The results show that of the proposed DPLL design used for less power consumption, high speed operations applications.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Balcioglu Y, Dundar G (2017) A 0.65–1.35 ghz synthesizable all-digital phase locked loop with quantization noise suppressing time-to-digital converter. Turkish J Electr Eng Comput Sci 25(3):2410–2423
Biabanifard S, Largani SMH, Asadi S (2015) Delay time analysis of combined cmos ring oscillator. Int J Electron Electr Eng 4(2):53–64
Farahabadi P, Miar-Naimi H, Ebrahimzadeh A (2009) A new solution to analysis of cmos ring oscillators. Iran J Electr Electron Eng 5(1):32–41
Kumar M, Dwivedi D (2019) A new design of low power varactor based voltage controlled oscillator. Int J Inform Technol pp 1–9
Kumar VL (2013) Simulation of integer n frequency synthesizer. Int J Eng Trends Technol 4(6):2662–2665
Hi Lee, Cho JK, Lee KS, Hwang IC, Ahn TW, Nah KS, Park BH (2004) A sigma-delta fractional-n frequency synthesizer using a wideband integrated vco and a fast afc technique for gsm/gprs/wcdma applications. IEEE J Solid-State Circ 39(7):1164–1169
Patil P, Verma VK (2016) Integer n frequency synthesizer using phase lock loop. IJCTT 32(01)
Rajalingam P, Jayakumar S, Routray S (2020) Design and analysis of low power and high frequency current starved sleep voltage controlled oscillator for phase locked loop application. Silicon pp 1–12
Rajasekhar K, Adilakshmi S (2012) Design of high performance phase locked loop for multiple outputs with ultra low power sub threshold logic. Int J Eng Res Appl (IJERA) 2(2):46–52
Razavi B (2001) Design of analog CMOS integrated circuits. McGraw- Hill
Sharma V, Jainwal K, Tripathi A (2016) Design of a hybrid ring oscillator at 1.5/3.0 ghz with low power supply sensitivity. In: 2016 IEEE Asia Pacific conference on circuits and systems (APCCAS), IEEE, pp 567–570
Tang K, Leung S, Tieu N, Schvan P, Voinigescu S (2006) Frequency scaling and topology comparison of millimeter-wave cmos vcos. In: 2006 IEEE compound semiconductor integrated circuit symposium, IEEE, pp 55–58
Thamsirianunt M, Kwasniewski TA (1997) Cmos vco’s for pll frequency synthesis in ghz digital mobile radio communications. IEEE J Solid-State Circ 32(10):1511–1524
Wei CL, Liu SI (2016) A digital pll using oversampling delta-sigma tdc. IEEE Trans Circ Syst 63(7):633–637
Yadav R, Dahiya PK, Mishra R (2020) Comparative analysis of automotive radar sensor for collision detection and warning system. Int J Inform Technol pp 1–6
Yadav R, Dahiya PK, Mishra R (2018) A scalable millimetre-wave differential cmos cross-coupled vco for automotive radar application. J Circ Syst Comput 27(10):1850158
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Yadav, R., Kumari, U. Design an optimal digital phase lock loop with current-starved ring VCO using CMOS technology. Int. j. inf. tecnol. 13, 1625–1631 (2021). https://doi.org/10.1007/s41870-020-00587-6
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s41870-020-00587-6