Skip to main content
SpringerLink
Log in

CLA Formula and its Acceleration of Architecture Design for Clustered Look-Ahead Pipelined Recursive Digital Filter

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

With the rapid development of 5G network and Internet of Things, Clustered Look-Ahead (CLA) technique becomes a promising approach to further accelerate recursive digital filters for real-time applications, such as smart robots and automatic driving. However, it is not easy to quickly obtain a stable CLA pipelined VLSI (Very Large Scale Integration) architecture using the existing methods. This paper proposes a CLA Formula to accelerate the VLSI architecture design procedure through rigorous and complete mathematical derivation. Comparing the proposed method with the symbolic approach, experiments reveal that more than half of the software coding time can be saved for the designers, and the execution time of the programs can also be reduced by 168 to 30243 times with the number of pipelined stages ranging from 6 to 96.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5

Similar content being viewed by others

References

  1. Joshi, R.M., Madanayake, A., Adikari, J., & Bruton, L.T. (2012). Synthesis and array processor realization of a 2-D IIR beam filter for wireless applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(12), 2241–2254.

    Article  Google Scholar 

  2. Nongpiur, R.C., Shpak, D.J., & Antoniou, A. (2014). Design of IIR digital differentiators using constrained optimization. IEEE Transactions on Signal Processing, 62(7), 1729–1739 .

    Article  MathSciNet  Google Scholar 

  3. Kennedy, H. (2015). Recursive digital filters with tunable lag and lead characteristics for proportional-differential control. IEEE Transactions on Control Systems Technology, 23(6), 2369–2374.

    Article  Google Scholar 

  4. Xiao, F. (2014). Fast design of IIR digital filters with a general chebyshev characteristic. IEEE Transactions on Circuits and Systems II: Express Briefs, 61(12), 962–966.

    Article  Google Scholar 

  5. Chen, Y., Zhang, X., Lian, Y., Manohar, R., & Tsividis, Y. (2018). A continuous-time digital IIR filter with Signal-Derived timing and fully agile power consumption. IEEE Journal of Solid-State Circuits, 53(2), 418–430.

    Article  Google Scholar 

  6. Agrawal, N., Kumar, A., Bajaj, V., & Singh, G.K. (2019). Design of bandpass and bandstop infinite impulse response filters using fractional derivative. IEEE Transactions on Industrial Electronics, 66(2), 1285–1295.

    Article  Google Scholar 

  7. Shaw, A.K., & Imtiaz, M. (1996). A general look-ahead algorithm for pipelining IIR filters. In 1996 IEEE international symposium on circuits and systems. Circuits and systems connecting the world. ISCAS 96, Atlanta, GA, USA, (Vol. 2 pp. 237–240).

  8. Sinha, B., & Loomis, H.H. (1984). High-speed recursive digital filter realization. Circuits Systems and Signal Processing, 3, 267–294.

    Article  Google Scholar 

  9. Voelcker, H., & Hartquist, E. (1970). Digital filtering via block recursion. IEEE Transactions on Audio and Electroacoustics, 18(2), 169–176.

    Article  Google Scholar 

  10. Parhi, K.K., & Messerschmitt, D.G. (1989). Pipeline interleaving and parallelism in recursive digital filters-Part I: pipelining using scattered look-ahead and decomposition. IEEE Transactions on Acoustics, Speech, and Signal Processing, 37(7), 1099–1117.

    Article  Google Scholar 

  11. Lim, Y.C., & Liu, B. (1992). Pipelined recursive filter with minimum order augmentation. IEEE Transactions on Signal Processing, 40(7), 1643–1651.

    Article  Google Scholar 

  12. Chang, K. (1997). Improved clustered look-ahead pipelining algorithm with minimum order augmentation. IEEE Transactions on Signal Processing, 45(10), 2575–2579.

    Article  Google Scholar 

  13. Jiang, Z., & Willson, A.N. (1995). Design and implementation of efficient pipelined IIR digital filters. IEEE Transactions on Signal Processing, 43(3), 579–590.

    Article  Google Scholar 

  14. Soderstrand, M.A., de la Sema, A.E., & Loomis, H.H. (1995). New approach to clustered look-ahead pipelined IIR digital filters. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 42(4), 269–274.

    Article  Google Scholar 

  15. Peymandoust, A., & De Micheli, G. (2003). Application of symbolic computer algebra in high-level data-flow synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(9), 1154–1165.

    Article  Google Scholar 

  16. Augusta, P., & Hurak, Z. (2009). Polmat library now within Symbolic Math Toolbox for Matlab in multidimensional systems computations. In 2009 International workshop on multidimensional (nD) systems, Thessaloniki (pp. 1–3).

  17. Zhang, P., Liu, Y., & Qiu, M. (2019). SNC: a cloud service platform for symbolic-numeric computation using just-in-time compilation. IEEE Transactions on Cloud Computing, 7(2), 580–592.

    Article  Google Scholar 

  18. Devaraj, R., Sarkar, A., & Biswas, S. (2019). Supervisory control approach and its symbolic computation for power-aware RT scheduling. IEEE Transactions on Industrial Informatics, 15(2), 787–799.

    Article  Google Scholar 

  19. Luo, Y., Pan, H., Shen, Q., & Wang, Z. (2019). CLA Formula aided fast architecture design for clustered Look-Ahead pipelined IIR digital filter. In 2019 IEEE International workshop on signal processing systems (SiPS), Nanjing, China (pp. 60–66).

  20. Van, L., Khoo, I., Chen, P., & Reddy, H.H.C. (2019). Symmetry incorporated cost-effective architectures for two-dimensional digital filters. IEEE Circuits and Systems Magazine, 19(1), 33–54. Firstquarter.

    Article  Google Scholar 

Download references

Acknowledgements

This work was supported in part by the National Nature Science Foundation of China under Grant 61376075 and Grant 41412020201 and in part by the key Research and Development Program of Jiangsu Province under Grant BE2015153.

Author information

Authors and Affiliations

  1. School of Electronic Science and Engineering, Nanjing University, Nanjing, Jiangsu, 210023, China

    Muhan Zheng, Hongbing Pan, Zhongfeng Wang & Yuan Xue

  2. Department of Turing Architecture Design, HiSilicon, Huawei Technologies Co., Ltd., Shenzhen, Guangdong, 518129, China

    Yuanyong Luo

Authors
  1. Muhan Zheng
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Yuanyong Luo
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Hongbing Pan
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Zhongfeng Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Yuan Xue
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding authors

Correspondence to Yuanyong Luo or Hongbing Pan.

Additional information

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Zheng, M., Luo, Y., Pan, H. et al. CLA Formula and its Acceleration of Architecture Design for Clustered Look-Ahead Pipelined Recursive Digital Filter. J Sign Process Syst 93, 617–629 (2021). https://doi.org/10.1007/s11265-020-01607-1

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-020-01607-1

Keywords

Search

Navigation