Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers | IEEE Journals & Magazine | IEEE Xplore