A 10.7b 300MS/s Two-Step Digital-Slope ADC in 65nm CMOS | IEEE Journals & Magazine | IEEE Xplore