Abstract
As the modern integrated circuit continues to grow in complexity, the design of very large-scale integrated (VLSI) circuits involves massive teams employing state-of-the-art computer-aided design (CAD) tools. An old yet significant CAD problem for VLSI circuits is physical design automation. In physical design automation, we need to compute the best physical layout of millions to billions of circuit components on a tiny silicon surface. The process of mapping an electronic design to a chip involves several physical design stages, one of which is clustering. Even for combinatorial circuits, there are several models for the clustering problem. In particular, we consider the problem of clustering without replication in combinatorial circuits with a view towards minimizing delay (CN). The corresponding problem with replication has been well-studied and solvable in polynomial time. However, replication can become expensive when it is unbounded. Consequently, CN is a problem worth investigating. We establish the computational complexities of several variants of CN. Additionally, we obtain approximability and inapproximability results for some NP-hard variants of CN. We also present approximation and exact exponential algorithms for some variants of CN. We prove that for some cases there exists an approximation factor of strictly less than two and that our exact exponential algorithms beat brute force. Furthermore, we provide the first parameterized approximation algorithm in which the approximation ratio is also a parameter.
Similar content being viewed by others
References
Aggarwal, A., Vitter, J.S.: The input/output complexity of sorting and related problems. Commun. ACM 31(9), 1116–1127 (1988)
Arge, L.: External Memory Data Structures Algorithms - ESA 2001, 9Th Annual European Symposium, Aarhus, Denmark, August 28-31, 2001, Proceedings, Pp. 1–29 (2001)
Asahiro, Y., Furukawa, T., Ikegami, K., Miyano, E. Calamoneri, T., Finocchi, I., Italiano, G. F. (eds.): How to Pack Directed Acyclic Graphs into Small Blocks. Springer Berlin Heidelberg, Berlin, Heidelberg (2006)
Asahiro, Y., Miyano, E., Yagita, T. Gervasi, O., Murgante, B., Misra, S., Stankova, E., Torre, C. M., Rocha, A. M. A., Taniar, D., Apduhan, B. O., Tarantino, E., Ryu, Y. (eds.): Approximation Algorithms for Packing Directed Acyclic Graphs into Two-Size Blocks. Springer International Publishing, Cham (2018)
Atallah, M.J., Blanton, M.: Algorithms and Theory of Computation Handbook., 2Nd Ed. / Edn. CRC Press, Boca Raton (2010)
Bang-Jensen, J., Gutin, G.: Digraphs : Theory, Algorithms and Applications. Springer, London (2010)
Bui, T.N., Chaudhuri, S., Leighton, F.T., Sipser, M.: Graph bisection algorithms with good average case behavior. Combinatorica 7 (2), 171–191 (1987)
Bui, T.N., Jones, C.: Sequential and Parallel Algorithms for Partitioning Simple Classes of Graphs. Tech. Rep., Department of Computer Science, The Pennsylvania State University. University Park, Pennsylvania (1989)
Cong, J., Romesis, M.: Performance-driven multi-level clustering with application to hierarchical fpga mapping. In: Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232), pp. 389–394 (2001)
Cygan, M., Fomin, F.V., Kowalik, L., Lokshtanov, D., Marx, D., Pilipczuk, M., Pilipczuk, M., Saurabh, S.: Parameterized algorithms. Springer Cham (2015)
Diwan, A.A., Rane, S., Seshadri, S., Sudarshan, S.: Clustering techniques for minimizing external path length. In: VLDB’96, Proceedings of 22th International Conference on Very Large Data Bases, September 3-6, 1996, Mumbai (Bombay), India, pp. 342–353 (1996)
Donovan, Z., Gutin, G.Z., Mkrtchyan, V., Subramani, K.: Clustering without replication in combinatorial circuits. J. Comb. Optim. 38(2), 481–501 (2019)
Fomin, F.V., Kratsch, D.: Exact exponential algorithms. Texts in theoretical computer science. an EATCS series springer (2010)
Goldberg, M., Miller, Z.: A parallel algorithm for bisection width in trees. Computers and Mathematics with Applications 15(4), 259–266 (1988)
Goldschmidt, O., Hochbaum, D.S.: Polynomial algorithm for the k-cut problem. In: [Proceedings 1988] 29th Annual Symposium on Foundations of Computer Science, pp. 444–451 (1988)
Kagaris, D.: On minimum delay clustering without replication. Integr. VLSI J. 36(1), 27–39 (2003)
Lawler, E.L., Levitt, K.N., Turner, J.: Module clustering to minimize delay in digital networks IEEE Transactions on Computers 18(1) (1969)
MacGregor, R.M.: On Partitioning a Graph: A Theoretical and Empirical Study. Ph.D. Thesis, University of California, Berkeley (1988)
Maheshwari, A., Zeh, N.: A Survey of Techniques for Designing I/O-Efficient Algorithms. In: Algorithms for Memory Hierarchies, Advanced Lectures [Dagstuhl Research Seminar, March 10-14, 2002], Pp. 36–61 (2002)
Mak, W.K., Wong, D.F.: Minimum replication min-cut partitioning. In: Proceedings of International Conference on Computer Aided Design, pp. 205–210 (1996)
Murgai, R., Brayton, R.K., Sangiovanni-Vincentelli, A.: On Clustering for Minimum Delay/Area. In: 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers, Pp. 6–9 (1991)
Papadimitriou, C.H.: Computational Complexity. Addison-Wesley Reading, Massachusetts (1994)
Rajaraman, R., Wong, D.F.: Optimal Clustering for Delay Minimization. In: 30Th ACM/IEEE Design Automation Conference, Pp. 309–314 (1993)
Vengroff, D.E., Vitter, J.S.: I/o-efficient algorithms and environments. ACM Comput. Surv. 28(4es), 212 (1996)
Vitter, J.S.: External Memory Algorithms. In: Bilardi, G., Italiano, G.F., Pietracaprina, A., Pucci, G. (eds.) Algorithms — ESA’ 98, pp 1-25, Springer Berlin Heidelberg, Berlin, Heidelberg (1998)
Vitter, J.S.: External memory algorithms and data structures. ACM Comput. Surv. 33(2), 209–271 (2001)
Vitter, J.S.: Algorithms and data structures for external memory. Foundations and Trends in Theoretical Computer Science 2(4), 305–474 (2006)
West, D.B.: Introduction to Graph Theory, 2Nd Ed. Edn. Prentice Hall, Upper Saddle River, N.J (2001)
Yang, H.H., Wong, D.F.: Circuit clustering for delay minimization under area and pin constraints. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 16(9), 976–986 (1997)
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher’s Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
This article belongs to the Topical Collection: Special Issue on International Workshop on Combinatorial Algorithms (IWOCA 2019)
Guest Editors: Charles Colbourn, Roberto Grossi, Nadia Pisanti
This research was supported in part by the Air-Force Office of Scientific Research through Award FA9550-19-1-0177 and by the Air-Force Research Laboratory through Contract FA8750-17-S-7007.
The work of the third author has been partially supported by the Italian MIUR PRIN 2017 Project ALGADIMAR “Algorithms, Games, and Digital Markets.”
DISTRIBUTION A. Approved for public release: distribution unlimited. PA #: 88ABW-2020-1666
Rights and permissions
About this article
Cite this article
Donovan, Z., Subramani, K. & Mkrtchyan, V. Analyzing Clustering and Partitioning Problems in Selected VLSI Models. Theory Comput Syst 64, 1242–1272 (2020). https://doi.org/10.1007/s00224-020-09989-2
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00224-020-09989-2