Skip to main content

Advertisement

SpringerLink
Log in

Energy efficient switching scheme based on MSB-split structure for SAR ADC

  • Mixed Signal Letter
  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

An energy efficient switching algorithm for low voltage SAR ADC is presented. By the combination of MSB-split and merge-and-split techniques, this switching method consumes negative energy in the MSB bit switching, which contributes to 99.76% switching energy reduction comparing to the conventional solution. Furthermore, without requiring for a third reference voltage makes it especially suitable for ADC design under low supply voltage. Additionally, LSB-down technique is employed, which reduces the total capacitor DAC area by 50%. The simulated differential-nonlinearity and integrated-nonlinearity are 0.27 and 0.21LSB, respectively, demonstrating that the proposed switching algorithm has a relatively good linearity.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5

References

  1. Hsieh, S., & Hsieh, C. (2019). A 0.4-V 13-bit 270-kS/s SAR-ISDM ADC with opamp-less time-domain integrator. IEEE Journal of Solid-State Circuits, 54(6), 1648–1656.

    Article  Google Scholar 

  2. Liu, C., Chang, S., Huang, G., & Lin, Y. (2010). A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure. IEEE Journal of Solid-State Circuits, 45(4), 731–740.

    Article  Google Scholar 

  3. Zhu, Y., et al. (2010). A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS. IEEE Journal of Solid-State Circuits, 45(6), 1111–1121.

    Article  Google Scholar 

  4. Yuan, C., & Lam, Y. (2012). Low-energy and area-efficient tri-level switching scheme for SAR ADC. Electronics Letters, 48(9), 482–483.

    Article  Google Scholar 

  5. Zhu, Z., Xiao, Y., & Song, X. (2013). VCM-based monotonic capacitor switching scheme for SAR ADC. Electronics Letters, 49(5), 327–329.

    Article  Google Scholar 

  6. Wang, H., et al. (2019). A capacitor-splitting switching scheme with low total power consumption for SAR ADCs. Journal of Circuits, Systems and Computers, 28(4), 1920002.

    Article  Google Scholar 

  7. Lin, J., & Hsieh, C. (2015). A 0.3 V 10-bit 1.17 f SAR ADC with merge and split switching in 90 nm CMOS. IEEE Transactions on Circuits and Systems I Regular Papers, 62(1), 70–79.

    Article  Google Scholar 

  8. Ginsburg, B. P., & Chandrakasan, A. P. (2005). An energy-efficient charge recycling approach for a SAR converter with capacitive DAC. In 2005 IEEE international symposium on circuits and systems (Vol. 181, pp. 184–187).

  9. Baek, S. U., Lee, K. Y., & Lee, M. (2018). Energy-efficient switching scheme for SAR ADC using zero-energy dual capacitor switching. Analog Integrated Circuits and Signal Processing, 94(2), 317–322.

    Article  MathSciNet  Google Scholar 

  10. Zhang, J., & Zhu, Z. M. (2018). High energy-efficient partial floating capacitor array DAC scheme for SAR ADCs. Analog Integrated Circuits and Signal Processing, 94(1), 171–175.

    Article  Google Scholar 

  11. Sun, L., Li, B., Wong, A. K. Y., Ng, W. T., & Pun, K. P. (2015). A charge recycling SAR ADC with a LSB-down switching scheme. IEEE Transactions on Circuits and Systems I: Regular Papers, 62(2), 356–365.

    Article  Google Scholar 

  12. Rahimi, E., & Yavari, M. (2014). Energy-efficient high-accuracy switching method for SAR ADCs. Electronics Letters, 50(7), 499–501.

    Article  Google Scholar 

  13. Kuo, C. H., & Hsieh, C. E. (2011). Floating capacitor switching SAR ADC. Electronics Letters, 47(13), 742–743.

    Article  Google Scholar 

  14. Sanyal, A., & Sun, N. (2013). SAR ADC architecture with 98% reduction in switching energy over conventional scheme. Electronics Letters, 49(4), 248–250.

    Article  Google Scholar 

  15. Zhang, H., Zhang, H., Sun, Q., Li, J., Liu, X., & Zhang, R. (2018). A 0.6-V 10-bit 200-kS/s SAR ADC with higher side-reset-and-set switching scheme and hybrid CAP-MOS DAC. IEEE Transactions on Circuits and Systems I: Regular Papers, 65(11), 3639–3650.

    Article  Google Scholar 

  16. Chen, L., Sanyal, A., Ma, J., & Sun, N. (2014). A 24-µW 11-bit 1-MS/s SAR ADC with a bidirectional single-side switching technique. In IEEE European solid state circuits conference (ESSCIRC), ESSCIRC 2014-40th (pp. 219–222).

  17. Ding, Z., Bai, W. B., & Zhu, Z. M. (2016). Trade-off between energy and linearity switching scheme for SAR ADC. Analog Integrated Circuits and Signal Processing, 86(1), 121–125.

    Article  Google Scholar 

  18. Liou, C., & Hsieh, C. (2013). A 2.4-to-5.2 fJ/conversion-step 10b 0.5-to-4MS/s SAR ADC with charge-average switching DAC in 90 nm CMOS. In 2013 IEEE international solid-state circuits conference digest of technical papers (pp. 280–281).

Download references

Acknowledgements

This work was supported by the National Natural Science Foundation of China No. 61871118, the Fundamental Research Funds for the Central Universities No. 2242019k30037.

Author information

Authors and Affiliations

  1. National ASIC Research Center, Southeast University, Nanjing, 210096, Jiangsu, China

    Shanshan Han, Lizhen Zhang & Jianhui Wu

  2. Jiangsu Provincial Key Laboratory of Sensor Network Technology, Southeast University, Nanjing, 210096, Jiangsu, China

    Jianhui Wu

Authors
  1. Shanshan Han
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Lizhen Zhang
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Jianhui Wu
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Jianhui Wu.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Han, S., Zhang, L. & Wu, J. Energy efficient switching scheme based on MSB-split structure for SAR ADC. Analog Integr Circ Sig Process 105, 135–139 (2020). https://doi.org/10.1007/s10470-020-01696-9

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-020-01696-9

Keywords

Search

Navigation