Abstract
An output-capacitorless low-dropout regulator (OCL-LDO) using split-length current mirror compensation and overshoot/undershoot reduction circuit are presented in this paper. At a supply of 1.5 V and a quiescent current of 8.2 µA, the proposed scheme can support a maximum load current of 50 mA. The proposed OCL-LDO has a range of output voltage from 0.8 to 1.25 V with 1.5 V supply. The proposed regulator is designed and post-simulated by UMC 55-nm standard CMOS process. The simulation results show that the proposed scheme is stable in different temperatures and process corners with 10 pF output capacitor. The maximum value of overshoot and undershoot is 69.0 mV and 91.5 mV, respectively.
Similar content being viewed by others
References
Rincon-Mora, G. A., & Allen, P. E. (1998). A low-voltage, low quiescent current, low drop-out regulator. IEEE Journal of Solid-State Circuits, 33(1), 36–44.
Krit, S., Benaddy, M., El Habil, B., El Ouali, M., & El Meslouhi, O. (2017). Security of hardware architecture, design and performance of low drop-out voltage regulator LDO to protect power mobile applications. In 2017 international conference on engineering & MIS (ICEMIS), Monastir, 2017 (pp. 1–8).
Ishibashi, K., & Takahashi, S. (2018). A 375 nA input off current schmitt trigger LDO for energy harvesting IoT sensors. In 2018 IEEE computer society annual symposium on VLSI (ISVLSI), Hong Kong (pp. 187–190).
Ren, Y., Huang, S., Duan, Q., Ding, Y., & Li, M. (2018). A 1500 mA load current LDO with wide power supply range in lithium-ion battery. In 2018 13th IEEE conference on industrial electronics and applications (ICIEA), Wuhan (pp. 2141–2144).
Kilani, D., Mohammad, B., Saleh, H., & Ismail, M. (2014). LDO regulator versus switched inductor DC–DC converter. In 2014 21st IEEE international conference on electronics, circuits and systems (ICECS), Marseille, 2014 (pp. 638–641).
Shirmohammadli, V., Saberkari, A., Martínez-García, H., & Alarcón-Cot, E. (2016). LDO-assisted vs. linear-assisted DC/DC converters: A comprehensive study and comparison. In 2016 IEEE international conference on electronics, circuits and systems (ICECS), Monte Carlo (pp. 105–108).
Wu, C., Lou, J., & Deng, Z. (2018). An ultra-low power capacitor-less LDO for always-on domain in NB-IoT applications. In 2018 IEEE International Conference on Applied System Invention (ICASI), Chiba (pp. 137–140).
Buss, D. D. (2002). Technology in the internet age. In IEEE international solid-state circuits conference. digest of technical papers (Cat. No.02CH37315), San Francisco, CA, USA (Vol. 1, pp. 18–21).
Pérez-Bailón, J., Márquez, A., Calvo, B., & Medrano, N. (2017). A power efficient LDO regulator for portable CMOS SoC measurement systems. In 2017 IEEE international instrumentation and measurement technology conference (I2MTC), Turin (pp 1–6).
Lau, S. K., Mok, P. K. T., & Leung, K. N. (2007). A low-dropout regulator for SoC With Q-reduction. IEEE Journal of Solid-State Circuits, 42(3), 658–664.
Zeng, Y., Li, Y., Zhang, X., & Tan, H. Z. (2017). A push-pulled FVF based output-capacitorless LDO with adaptive power transistors. Microelectronics Journal, 64, 69–77.
Reich, T., Prautsch, H. D. B., Eichler, U., & Buhl, R. (2015). Silicon proof of the intelligent analog IP design flow for flexible automotive components. In 2015 design, automation & test in Europe conference & exhibition (DATE), Grenoble (2015, pp. 403–404)
Mo, H., & Kim, D. (2017). Multiple-output LDO regulator applying with constant feedback factor. In 2017 international SoC design conference (ISOCC), Seoul (pp. 194–195).
Gray, P. R., Hurst, P. J., Lewis, S. H., & Meyer, R. G. (2001). Analysis and design of analog integrated circuits (4th ed.). Hoboken: Wiley.
Xinquan, L., Jianping, G., Zuozhi, S., & Jianzhang, X. (2006). A 3-A CMOS low-dropout regulator with adaptive Millier compensation. Analog Integrated Circuits and Signal Processing, 49, 5–10.
Soyeon, J., & Kim, S. Y. (2017). PSR enhancement techniques for output-capacitor-free LDO regulator design. Analog Integrated Circuits and Signal Processing, 93(2), 319–327.
Saxena, V., & Baker, R. J. (2008). Compensation of CMOS op-amps using split-length transistors. In 51st Midwest symposium on circuits and systems, Knoxville, TN (pp. 109–112).
Saxena, V., Balagopal, S., & Baker, R. J. (2011). Systematic design of three-stage op-amps using split-length compensation. In 2011 IEEE 54th international midwest symposium on circuits and systems (MWSCAS), Seoul (pp. 1–4).
Nammi, V. H., & Furth, P. M. (2017). Split-transistor compensation: Analytical model. In 2017 IEEE 60th international midwest symposium on circuits and systems (MWSCAS), Boston, MA (pp. 771–774).
Chong, S. S., & Chan, P. K. (2011). A quiescent power-aware low-voltage output capacitorless low dropout regulator for SoC applications. In 2011 IEEE international symposium of circuits and systems (ISCAS), Rio de Janeiro (pp. 37–40).
Zhan, C., & Ki, W. (2012). An output-capacitor-free adaptively biased low-dropout regulator with subthreshold undershoot-reduction for SoC. IEEE Transactions on Circuits and Systems I: Regular Papers, 59(5), 1119–1131.
Esteves, J., Pereira, J., Paisana, J., & Santos, M. (2013). Ultra low power capless LDO with dynamic biasing of derivative feedback. Microelectronics Journal, 44, 94–102.
Zeng, Y., Xu, Y., Zeng, M., & Tan, H. Z. (2014). An output-capacitor-free low-dropout regulator with subthreshold slew-rate enhancement technique. Microelectronics Journal, 45, 708–718.
Tan, X. L., Koay, K. C., Chong, S. S., & Chan, P. K. (2014). A FVF LDO regulator with dual-summed miller frequency compensation for wide load capacitance range applications. IEEE Transactions on Circuits and Systems I: Regular Papers, 61(5), 1304–1312.
Maity, A., & Patra, A. (2016). Tradeoffs aware design procedure for an adaptively biased capacitorless low dropout regulator using nested miller compensation. IEEE Transactions on Power Electronics, 31(1), 369–380.
Abdi, F., Bastan, Y., & Amiri, P. (2019). Dynamic current-boosting based FVF for output-capacitor-less LDO regulator. Analog Integrated Circuits and Signal Processing, 101, 555–564.
Hazucha, P., Karnik, T., Bloechel, B., Parsons, C., Finan, D., & Borkar, S. (2004). An area-efficient, integrated, linear regulator with ultra-fast load regulation. In 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525), Honolulu, HI, USA (pp. 218–221).
Guo, J., & Leung, K. N. (2010). A 6-W chip-area-efficient output-capacitorless LDO in 90-nm CMOS technology. IEEE Journal Solid-State Circuits, 45(9), 1896–1905.
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Wen, K., Liu, S. & Li, Y. A voltage-adjustable output-capacitorless LDO regulator with split-length current mirror compensation and overshoot/undershoot reduction. Analog Integr Circ Sig Process 105, 459–470 (2020). https://doi.org/10.1007/s10470-020-01698-7
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10470-020-01698-7