Selective Flip-Flop Optimization for Reliable Digital Circuit Design | IEEE Journals & Magazine | IEEE Xplore