A Holistic Formulation for System Margining and Jitter Tolerance Optimization in Industrial Post-Silicon Validation | IEEE Journals & Magazine | IEEE Xplore