Skip to main content
SpringerLink
Log in

Low-Power Area-Efficient Fault Tolerant Adder in Current Mode Multi Valued Logic Using Berger Codes

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

In this paper, we propose a low-power yet area-efficient fault tolerant adder by using Berger codes. The proposed Berger code checker is designed by using the current mode multi-valued logic (CM-MVL) circuits. The proposed structure, which is more area and power efficient than state-of-the-art fault tolerant adders, is able to detect all single and multi-bit unidirectional faults. The efficiency of the proposed fault tolerant adder is evaluated by comparing its characteristics to those of two state-of-the-art fault detection schemes in adders as well as the conventional duplex and parity bit checkers in a 90 nm technology. The results reveal that the proposed 64-bit Berger code checker for adders imposes up to 6.7% and 27.2% delay and area penalties, respectively with a cost of static power dissipation. In the proposed scheme, in sub threshold regime, the power penalty is just 1%, while its area overhead is only 31%. The drawback of using this scheme in sub threshold regime is that delay time introduced to the circuit is unacceptable. So, depending on the application, we should choose one of the above-mentioned schemes.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

Similar content being viewed by others

References

  1. Acharya P, Asha Rani M (2018) Berger code based concurrent online self-testing of embedded processors, vol 39. https://doi.org/10.1088/1674-4926/39/11/115001

  2. Berger JM (1961) A note on error detection codes for asymmetric channels. Inf Control 4(1):68–73. https://doi.org/10.1016/S0019-9958(61)80037-5

    Article  MathSciNet  MATH  Google Scholar 

  3. Dubrova E (1999) Multiple-valued logic in VLSI: challenges and opportunities

  4. Gaudet V (2016) A survey and tutorial on contemporary aspects of multiple-valued logic and its application to microelectronic circuits. IEEE J Em Sel Top C 6(1):5–12. https://doi.org/10.1109/JETCAS.2016.2528041

    Article  Google Scholar 

  5. Guo Y-Y, Lo J-C, Metra C (1997) Fast and area-time efficient Berger code checkers. 1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Paris, France. pp. 110–118. https://doi.org/10.1109/DFTVS.1997.628316

  6. Homan ME A (1961) four-megacycle, 24-bit checked binary adder. In: 2nd Annual Symposium on Switching Circuit Theory and Logical Design (SWCT 1961), 17–20 Oct. 1961. pp 250–265. https://doi.org/10.1109/FOCS.1961.3

  7. Hosseini SR, Saberi M, Lotfi R (2014) A low-power subthreshold to above-threshold voltage level shifter. IEEE Trans Circuits Syst Express Briefs 61(10):753–757. https://doi.org/10.1109/TCSII.2014.2345295

    Article  Google Scholar 

  8. Kavousianos X, Nikolos D, Foukarakis G, Gnardellis T (1999) New efficient totally self-checking Berger code checkers. Integration 28(1):101–118. https://doi.org/10.1016/S0167-9260(99)00013-9

    Article  Google Scholar 

  9. Lo J, Thanawastien S, Rao TRN (1989) Concurrent error detection in arithmetic and logical operations using Berger codes. In: Proceedings of 9th Symposium on Computer Arithmetic, 6–8 Sept. 1989. pp 233–240. https://doi.org/10.1109/ARITH.1989.72831

  10. Lo J, Thanawastien S, Rao TRN, Nicolaidis M (1992) An SFS Berger check prediction ALU and its application to self-checking processor designs. IEEE Trans Comput Aided Des Integr Circuits Syst 11(4):525–540. https://doi.org/10.1109/43.125100

    Article  Google Scholar 

  11. Maloberti F (2001) Analog design for CMOS VLSI systems

  12. Matakias S, Tsiatouhas Y, Haniotakis T, Arapoyanni A (2008) A Current Mode, Parallel, Two-Rail Code Checker. IEEE Trans Comput 57(8):1032–1045. https://doi.org/10.1109/TC.2008.59

  13. Metra C, Favalli M, Ricco B (1995) Novel Berger code checker. In: Proceedings of International Workshop on Defect and Fault Tolerance in VLSI, 13–15 Nov. 1995. pp 287–295. https://doi.org/10.1109/DFTVS.1995.476963

  14. Narud J, Seelbach W, Miller N (1963) Relative merits of current mode logic in microminiaturization. In: 1963 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, 20–22 Feb. 1963. pp 104–105. https://doi.org/10.1109/ISSCC.1963.1157480

  15. Neagu M, Miclea L (2012) Modified berger codes for on-line DRAM repair strategies. In: Proceedings of 2012 IEEE International Conference on Automation, Quality and Testing, Robotics, 24–27 May 2012. pp 296–301. https://doi.org/10.1109/AQTR.2012.6237720

  16. Omidi R, Zarrabi H (2018) New protection technique against unidirectional MEUs for FIR filters. Circuits, Systems, and Signal Processing 37(1):367–382. https://doi.org/10.1007/s00034-017-0556-z

    Article  MathSciNet  MATH  Google Scholar 

  17. Rao TRN, Feng GL, Kolluru MS, Lo JC (1993) Novel totally self-checking Berger code checker designs based on generalized Berger code partitioning. IEEE Trans Comput 42(8):1020–1024. https://doi.org/10.1109/12.238498

    Article  Google Scholar 

  18. Rousta M, Zarabi H, Omidi R (2017) Designing and implementation of low-pass FIR filter based on Berger code. International Journal of Computer Science and Information Security (IJCSIS) 15(6):7

    Google Scholar 

  19. Sasao T (2013) Four Decades of Multi-Valued Logic: Lists of Highly Cited Papers. In: 2013 IEEE 43rd International Symposium on Multiple-Valued Logic, 22–24 May 2013. pp 198–202. https://doi.org/10.1109/ISMVL.2013.29

  20. Towhidy A, Omidi R, Mohammadi K (2019) An Efficient Current Mode MVL Residue Code Checker for Fault-Tolerant Arithmetic. Journal of Circuits, Systems and Computers:1950244. https://doi.org/10.1142/S021812661950244X

Download references

Author information

Authors and Affiliations

  1. Electrical Engneering Department, Faculty of Engineering, University of Zanjan, Zanjan, 45371-38791, Iran

    Shahram Mohammadi, Reza Omidi & Mohammad Lotfinejad

Authors
  1. Shahram Mohammadi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Reza Omidi
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Mohammad Lotfinejad
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Reza Omidi.

Additional information

Responsible Editor: S. Hellebrand

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Mohammadi, S., Omidi, R. & Lotfinejad, M. Low-Power Area-Efficient Fault Tolerant Adder in Current Mode Multi Valued Logic Using Berger Codes. J Electron Test 36, 555–563 (2020). https://doi.org/10.1007/s10836-020-05887-0

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-020-05887-0

Keywords

Search

Navigation