Skip to main content
SpringerLink
Log in

Model Based Testing of Concurrent Systems Based on Reachability Graph Reduction

  • SPECIAL ISSUE
  • Published:
Pattern Recognition and Image Analysis Aims and scope Submit manuscript

Abstract

The problem of model based testing reactive control systems with concurrent behavior is discussed. A model of the desired behavior of the system implementation is in the form of parallel automaton that describes concurrent control algorithms and rooted in the Petri net formalism. The considered test case generation approach is based on constructing a reduced parallel automaton reachability graph. To avoid the state explosion problem the technique of partial order reduction is suggested.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1.
Fig. 2.
Fig. 3.
Fig. 4.
Fig. 5.

Similar content being viewed by others

REFERENCES

  1. The Economic Impacts of Inadequate Infrastructure for Software Testing, Final Report RTI Project Number 7007.011. Prepared by RTI, Health, Social, and Economics Research (Research Triangle Institute, Research Triangle Park, NC) for G. Tassey (National Institute of Standards and Technology, Gaithersburg, MD), May 2002. https://www.nist.gov/sites/default/files/documents/director/planning/report02-3.pdf

  2. C. Ebert and C. Jones, “Embedded software: facts, figures, and future,” Comput. 42 (4), 42–52 (2009).

    Article  Google Scholar 

  3. ISO/IEC 9646-1: Information Technology—Open Systems Interconnection—Conformance Testing Methodology and Framework—Part 1: General Concepts (International Organization for Standardization / International Electrotechnical Commission, 1994). https://www.iso.org/standard/17473.html

  4. J. Tretmans, “Model based testing with labelled transition systems,” in Formal Methods and Testing, Ed. by R. M. Hierons, J. P. Bowen, and M. Harman, Lecture Notes in Computer Science (Springer, Berlin, Heidelberg, 2008), Vol. 4949, pp. 1–38.

    MATH  Google Scholar 

  5. D. Lee and M. Yannakakis, “Principles and methods of testing finite state machine—A survey,” Proc. IEEE 84 (8), 1090–1123 (1996).

    Article  Google Scholar 

  6. B. Kanso and O. Chebaro, “Compositional testing for FSM-based models,” Int. J. Software Eng. Appl. (IJSEA) 5 (3), 9–23 (2014).

    Google Scholar 

  7. H. Ponce de León, S. Haar, and D. Longuet, “Model-based testing for concurrent systems with labelled event structures,” Software Test. Verif. Reliab. 24 (7), 558–590 (2014).

    Article  Google Scholar 

  8. J. Tretmans, “Test generation with inputs, outputs and repetitive quiescence,” Software Concepts Tools 17 (3), 103–120 (1996).

    MATH  Google Scholar 

  9. J. L. Peterson, Petri Net Theory and the Modeling of Systems (Prentice-Hall, Englewood Cliffs, NJ, 1981).

    MATH  Google Scholar 

  10. A. Karatkevich, Dynamic Analysis of Petri Net-based Discrete Systems, Lecture Notes in Control and Information Sciences (Springer, Berlin, Heidelberg, 2007), Vol. 356.

  11. H. Watanabe and T. Kudoh, “Test suite generation methods for concurrent systems based on Coloured Petri Nets,” in Proc. 1995 Asia Pacific Software Engineering Conference (Brisbane, Australia, 1995), IEEE, pp. 242–251.

  12. U. Farooq, C. P. Lam, and H. Li, “Towards automated test sequence generation,” in Proc. 19th Australian Software Engineering Conference (ASWEC 2008) (Perth, Australia, 2008), IEEE, pp. 441–450.

  13. H. Zhu and X. He, “A methodology of testing high-level Petri nets,” Inf. Software Technol. 44 (8), 473–489 (2002).

    Article  Google Scholar 

  14. J. Liu, X. Ye, J. Zhou, and X. Song, “I/O Conformance test generation with Colored Petri Nets,” Appl. Math. Inf. Sci. 8 (6), 2695–2704 (2014).

    Article  Google Scholar 

  15. M. Chen, X. Qin, H-M. Koo, and P. Mishra, System-Level Validation: High-Level Modeling and Directed Test Generation Techniques (Springer, New York, 2013).

    Book  Google Scholar 

  16. A. D. Zakrevskii, Parallel Algorithms of Logical Control (Institute of Engineering Cybernetics, National Academy of Sciences of Belarus, Minsk, 1999) [in Russian].

    Google Scholar 

  17. M. Hack, Analysis of Production Schemata by Petri Nets, Technical Project, Project MAC-94 (Massachusetts Institute of Technology Cambridge, MA, 1972).

  18. P. Buchholz and P. Kemper, “Hierarchical reachability graph generation for Petri nets,” Forschungsbericht Nr. 660 (Fachbereich Informatik, Universität Dortmund, 1997); Formal Methods Syst. Des. 21 (3), 281–315 (2002).

    Article  Google Scholar 

  19. A. Lluch-Lafuente, S. Edelkamp, and S. Leue, “Partial order reduction in directed model checking,” in Model Checking Software, Proc. 9th International SPIN Workshop, Grenoble, France, April 2002, Ed. by D. Bošnački and S. Leue, Lecture Notes in Computer Science (Springer, Berlin, Heidelberg, 2002), Vol. 2318, pp. 112–127.

Download references

Author information

Authors and Affiliations

  1. United Institute of Informatics Problems of National Academy of Sciences of Belarus, 220012, Minsk, Republic of Belarus

    D. Cheremisinov & L. Cheremisinova

Authors
  1. D. Cheremisinov
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. L. Cheremisinova
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding authors

Correspondence to D. Cheremisinov or L. Cheremisinova.

Ethics declarations

The authors declare that they have no conflicts of interest.

Additional information

Dmitry Ivanovich Cheremisinov. Born 1947. Graduated from the Tomsk State University in radiophysics and radioelectronics in 1970. Received candidate’s degree in 1985. Currently is leading researcher at the United Institute of Informatics Problems of National Academy of Sciences of Belarus and Associate Professor at the Byelorussian State University of Informatics and Radioelectronics. Scientific interests: logic design and testing of discrete control systems, programming technologies, concurrent systems. Author of more than 200 publications including 3 monographs.

Liudmila Dmitrievna Cheremisinova. Born 1947. Graduated from the Tomsk State University in radiophysics and radioelectronics in 1971. Received candidate’s degree in Engineering Cybernetics and Information Theory in 1980 and Doctor of Sciences degree in System Analysis, Control and Information Processing in 2001. Currently is principal researcher at the United Institute of Informatics Problems of National Academy of Sciences of Belarus and Professor at the Byelorussian State University of Informatics and Radioelectronics. Scientific interests: discrete mathematics, logic design and testing of discrete control systems, concurrent systems. Author of more than 330 publications including 10 monographs.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Cheremisinov, D., Cheremisinova, L. Model Based Testing of Concurrent Systems Based on Reachability Graph Reduction. Pattern Recognit. Image Anal. 30, 7–15 (2020). https://doi.org/10.1134/S1054661820010046

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1134/S1054661820010046

Keywords:

Search

Navigation