Abstract
In VLSI system design, one of the most significant areas of on-going research is high speed with low power system design. Usually the speed of the VLSI circuits like binary adders can be improved by more parallelism but, this more parallelism idea will increase the power consumption and area of the circuit. Therefore there is a trade-off between speed and power/area. A carry select adder is one of the fast binary adders but it consumes more power and area. In this paper, we proposed a low power and area efficient and high speed binary carry select adder (CSLA). The half sum and carry generator (HSCG) of the proposed CSLA is designed with a new methodology, that the HSCG output are estimated using input A and B not with carry-in hence it is faster and results in less area leads to low power consumption. Moreover, the NAND gate based circuit is used to compute the intermediate carries within the block and carry-out of the block which are derived from HSCG output along with carry-in. Similarly, the full sum of the proposed adder is generated from XNOR gate based circuitry by utilizing the intermediate carries of the block. The existing and proposed CSLAs are synthesized with the Synopsys EDA tool using 32 nm CMOS technology. The performance of the existing and proposed designs are analyzed and the results shows that the proposed 64-bit CSLA exhibits average reduction of 43% in power and average of 25% less utilization in terms of area compared to existing design. This proposed CSLA is used in a FIR Filter and obtained significant reduction in ADP and PDP.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
Change history
04 July 2022
This article has been retracted. Please see the Retraction Notice for more detail: https://doi.org/10.1007/s12652-022-04274-1
References
Akbari O, Kamal M, Afzali-Kusha A, Pedram M (2016) RAP-CLA: a reconfigurable approximate carry look-ahead adder. IEEE Trans Circ Syst II Express Briefs 65(8):1089–1093
Balasubramanian P, Maskell D, Mastorakis N (2018) Low power robust early output asynchronous block carry lookahead adder with redundant carry logic. Electronics 7(10):243
Bedrij OJ (1962) Carry-select adder. IRE Trans Electronic Comput 3:340–346
Chang TY, Hsiao MJ (1998) Carry-select adder using single ripple-carry adder. Electron Lett 34(22):2101–2103
De D, Das JC (2017) Design of novel carry save adder using quantum dot-cellular automata. J Comput Sci 22:54–68
Esposito D, De Caro D, Strollo AGM (2016) Variable latency speculative parallel prefix adders for unsigned and signed operands. IEEE Trans Circ Syst I Regul Pap 63(8):1200–1209
He Y, Chang CH, Gu J (2005) An area efficient 64-bit square root carry-select adder for low power applications. In: 2005 IEEE international symposium on circuits and systems, IEEE, pp 4082–4085
John Alex E, Vijayaraj M (2017) Energy efficient BEC modified carry select adder based PTMAC architecture for biomedical processors. Intell Automat Soft Comput 23(2):383–388
Kandula BS, Vasavi KP, Prabha IS (2016) Area efficient vlsi architecture for square root carry select adder using zero finding logic. Procedia Comput Sci 89:640–650
Katreepalli R, Haniotakis T (2017) High speed power efficient carry select adder design. In: 2017 IEEE computer society annual symposium on VLSI (ISVLSI), IEEE, pp 32–37
Kim Y, Kim LS (2001) 64-bit carry-select adder with reduced area. Electron Lett 37(10):614–615
Manju S, Sornagopal V (2013) An efficient SQRT architecture of carry select adder design by common Boolean logic. In: 2013 international conference on emerging trends in VLSI, embedded system, nano electronics and telecommunication system (ICEVENT). IEEE, pp 1–5
Mohanty BK, Patel SK (2014) Area–delay–power efficient carry-select adder. IEEE Trans Circuits Syst II Express Briefs 61(6):418–422
Naseri H, Timarchi S (2018) Low-power and fast full adder by exploring new XOR and XNOR gates. IEEE Trans Very Large Scale Integr Syst 26(8):1481–1493
Pashaeifar M, Kamal M, Afzali-Kusha A, Pedram M (2018) Approximate reverse carry propagate adder for energy-efficient DSP applications. IEEE Trans Very Large Scale Integr Syst 26(11):2530–2541
Ramkumar B, Kittur HM (2011) Low-power and area-efficient carry select adder. IEEE Trans Very Large Scale Integr Syst 20(2):371–375
Rooj N, Majumder S, Kumar V (2018) A novel design of carry select adder (CSLA) for low power, low area, and high-speed VLSI applications. Methodologies and application issues of contemporary computing framework. Springer, Singapore, pp 13–21
Ruiz GA, Granda M (2004) An area-efficient static CMOS carry-select adder based on a compact carry look-ahead unit. Microelectron J 35(12):939–944
Shah S, Rajula S (2019) Design of FIR filter architecture for fixed and reconfigurable applications using highly efficient carry select adder. Soft computing and signal processing. Springer, Singapore, pp 627–637
UdayaKumar C, Kamalraj S (2019) Ambient intelligence architecture of MRPM context based 12-tap further desensitized half band FIR filter for EEG signal. J Ambient Intell Human Comput 11:1459–1466
Wey IC, Ho CC, Lin YS, Peng CC (2012) An area-efficient carry select adder design by sharing the common Boolean logic term. Proc IMECS 10:1–4
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
This article has been retracted. Please see the retraction notice for more detail: https://doi.org/10.1007/s12652-022-04274-1"
About this article
Cite this article
Sakthivel, R., Ragunath, G. RETRACTED ARTICLE: Low power area optimized and high speed carry select adder using optimized half sum and carry generation unit for FIR filter. J Ambient Intell Human Comput 12, 5513–5524 (2021). https://doi.org/10.1007/s12652-020-02062-3
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s12652-020-02062-3