Abstract
The paper proposes a class-AB flipped voltage follower (FVF) cell, in which the bulk-driven transistor is used as an input transistor with a replica-biased scheme to eliminate the DC level shift while a cascoding transistor is used to reduce the output resistance. The proposed FVF cell has several advantages such as low output resistance, approximately unity voltage gain, high symmetrical slew rate, high current sourcing capability, high current sinking capability and wide bandwidth. The proposed FVF cell has been simulated in Cadence Virtuoso Analog Design Environment using BSIM3v3 180 nm CMOS technology with a power supply voltage of 1.2 V.
References
Sansen W 2006 Analog Design Essentials. Boston: Springer
Ramirez-Angulo J, Carvajal R G, Torralba A, Galan J, Vega-Leal A P and Tombs J 2002 The flipped voltage follower: a useful cell for low-voltage low-power circuit design. In: Proceedings of the IEEE Int. Symp. Circuits and Systems, pp. 615−618
Carvajal R G, Ramirez-Angulo J, Lopez-Martin A J, Torralba A, Gomez Galan J A, Carlosena A and Munoz Chavero F 2005 The flipped voltage follower: a useful cell for low-voltage low-power circuit design. IEEE Trans. Circuits and Systems I: Regular Papers. 52: 1276−1291
Padilla-Cantoya I, Silva-Del-Rosario F, Silva-Martinez M and Molinar-Solis J E 2014 Comparison of conventional and new class AB modifications of the Flipped Voltage Follower and their implementation in high performance amplifiers. IEEE Latin American Symp. Circuits Syst. (LASCAS), pp. 2–5
Molinar-Solis J E, Gurrola-Navarro M A, Padilla I, Ocampo J J and Muniz C 2015 Free class-AB flipped voltage follower using bulk-driven technique. Electronics Letters 51: 1411−1413
Ocampo-Hidalgo J, Alducin-Castillo J, Vazquez-Alvarez I, Olivia-Moreno L and Molinar Solis J E 2018 A CMOS Low-Voltage Super Follower Using Quasi-Floating Gate Techniques. J. Circuits Syst. Comput. 27: 1850111-1–18
Jindal C and Pandey R 2018 Class-AB level shifted flipped voltage follower cell using bulk-driven technique. IET Circuits Devices Syst. 12: 286–294.
Ramirez-Angulo J, Gupta S, Carvajal R G and Lopez-Martin A J 2006 New Improved CMOS Class AB Buffers Based on Differential Flipped Voltage Followers. In: Proceedings of IEEE International Symposium on Circuits and Systems, pp. 3914 –3917
Blalock B J, Li H W, Allen P E and Jackson S A 2000 Body-driving as a low-voltage analog design technique for CMOS technology. In: Proceedings of IEEE Southwest Symp. on Mixed-Signal Design (SSMSD), pp. 113−118
Haga Y and Kale I 2009 Bulk-driven flipped voltage follower. In: Proceedings of IEEE International Symposium on Circuits and Systems, pp. 2717−2720
Acknowledgement
This work was supported by the Council of Scientific and Industrial Research (CSIR), New Delhi, India under Grant no. 09/677(0039)/2019-EMR-I.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
JINDAL, C., PANDEY, R. High slew rate and low output resistance class-AB flipped voltage follower cell with increased current driving capability. Sādhanā 45, 108 (2020). https://doi.org/10.1007/s12046-020-01350-0
Received:
Revised:
Accepted:
Published:
DOI: https://doi.org/10.1007/s12046-020-01350-0