Abstract
The COordinate Rotation DIgital Computer or CORDIC is an iterative algorithm for computing vector rotation. It uses only shift-and-add operations that make it a popular choice for computing operations such as vector rotation, matrix, trigonometric, hyperbolic, logarithmic and exponential computations in embedded platforms. This paper gives a control perspective to the algorithm by describing it as a switched autonomous nonlinear discrete system. A Lyapunov function-based analysis for switched system is applied to show the stability of the system. This analysis provides a methodology to derive metrics for comparing various variations developed for reducing latency. Further, the switching behavior is analyzed and a novel architecture is developed for reducing latency without any compromise on the metrics. The hardware implementation of novel architecture is based on the attempt to unfold the conventional architecture by predicting the switching signal.
Similar content being viewed by others
References
S. Aggarwal, P.K. Meher, K. Khare, Concept, design, and implementation of reconfigurable CORDIC. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(4), 1588–1592 (2016)
E. Antelo et al., High performance rotation architectures based on the radix-4 CORDIC algorithm. IEEE Trans. Comput. 46(8), 855–870 (1997)
K. Bhattacharyya et al., Architectural design and FPGA implementation of radix-4 CORDIC processor. Microprocess. Microsyst. 34(2), 96–101 (2010)
D. Biswas, K. Maharatna, A CORDIC-based low-power statistical feature computation engine for WSN applications. Circuits Syst. Signal Process. 34(12), 4011–4028 (2015)
L. Chen et al., Algorithm and design of a fully parallel approximate coordinate rotation digital computer (CORDIC). IEEE Trans. Multi-Scale Comput. Syst. 3(3), 139–151 (2017)
M. Garrido et al., CORDIC II: a new improved CORDIC algorithm. IEEE Trans. Circuits Syst. II Express Briefs 63(2), 186–190 (2016)
F.J. Jaime et al., Enhanced scaling-free CORDIC. IEEE Trans. Circuits Syst. I Regul. Pap. 57(7), 1654–1662 (2010)
T. Juang, S. Hsiao, M. Tsai, Para-CORDIC: parallel CORDIC rotation algorithm. IEEE Trans. Circuits Syst. I Regul. Pap. 51(8), 1515–1524 (2004)
T. Kulshreshtha, A.S. Dhar, CORDIC-based high throughput sliding DFT architecture with reduced error-accumulation. Circuits Syst. Signal Process. 37(11), 5101–5126 (2018)
D. Liberzon, Switching in Systems and Control (Birkhauser, Boston, 2003)
Y. Luo et al., Generalized hyperbolic CORDIC and its logarithmic and exponential computation with arbitrary fixed base. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. (2019). https://doi.org/10.1109/TVLSI.2019.2919557
H. Mahdavi, S. Timarchi, Area-time-power efficient FFT architectures based on binary-signed-digit CORDIC. IEEE Trans. Circuits Syst. I Regul. Pap. (2019). https://doi.org/10.1109/TCSI.2019.2922988
P. Meher, S.Y. Park, Design of cascaded CORDIC based on precise analysis of critical path. Electronics 8, 382 (2019). https://doi.org/10.3390/electronics8040382
P.K. Meher et al., 50 years of CORDIC: algorithms, architectures, and applications. IEEE Trans. Circuits Syst. I Regul. Pap. 56(9), 1893–1907 (2009)
A. Meyer-Bäse et al., A parallel CORDIC architecture dedicated to compute the Gaussian potential function in neural networks. Eng. Appl. Artif. Intell. 16(7–8), 595–605 (2003)
K.K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation (Wiley, Hoboken, 1999)
M.G. Ruppert, D.M. Harcombe, S.O.R. Moheimani, High-bandwidth demodulation in MF-AFM: a Kalman filtering approach. IEEE/ASME Trans. Mechatron. 21(6), 2705–2715 (2016)
R. Shukla, K.C. Ray, Low latency hybrid CORDIC algorithm. IEEE Trans. Comput. 63(12), 3066–3078 (2014)
L. Vachhani, K. Sridharan, P.K. Meher, Efficient CORDIC algorithms and architectures for low area and high throughput implementation. IEEE Trans. Circuits Syst. II Express Briefs 56(1), 61–65 (2009)
J.E. Volder, The CORDIC trigonometric computing technique. IRE Trans. Electron. Comput. 8, 330–334 (1959)
P. Vyas et al., CORDIC-based azimuth calculation and obstacle tracing via optimal sensor placement on a mobile robot. IEEE/ASME Trans. Mechatron. 21(5), 2317–2329 (2016)
Wang, S., Swartzlander, E.E. Jr.: Critically damped CORDIC algorithm. In: Proceedings of Midwest Symposium on Circuits and Systems (MWS-CAS), pp. 253–256 (1994)
A.G. Wills, G. Knagge, B. Ninness, Fast linear model predictive control via custom integrated circuit architecture. IEEE Trans. Control Syst. Technol. 20(1), 59–71 (2012)
F. Yao, Q. Zhou, Z. Wei, A novel multilevel RF-PWM method with active-harmonic elimination for all-digital transmitters. IEEE Trans. Microw. Theory Tech. 66(7), 3360–3373 (2018)
B. Zhu et al., Low latency and low error oating-point sine/cosine function based TCORDIC algorithm. IEEE Trans. Circuits Syst. I Regul. Pap. 64(4), 892–905 (2017)
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Vachhani, L. CORDIC as a Switched Nonlinear System. Circuits Syst Signal Process 39, 3234–3249 (2020). https://doi.org/10.1007/s00034-019-01295-8
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-019-01295-8