Skip to main content
Log in

VLSI implementation of high throughput parallel pipeline median finder for IoT applications

  • Published:
Sādhanā Aims and scope Submit manuscript

Abstract

This paper proposes a high-throughput median finding architecture where the sorting of an incoming pixel is executed by a high-speed Compare and Select (CS) module. In this work, four clock pulses are required to populate the \(4\times 4\) window as four pixels are read at a time from the incoming grey image. This median finding process is carried out by parallel and pipeline median a rchitecture. The proposed median finding process requires two read operations to take eight input pixels and generates four output pixels with a latency of seven clock cycles. The proposed architecture has been implemented on Xilinx Virtex–VII FPGA. The proposed architecture is synthesized using the SoC Encounter along with Faraday 90 nm standard cell library. The maximum operating frequency is 950.57 MHz, the total gate count is 4540, area is \(0.40543 \hbox { mm}^{2}\) and the dissipated power is 0.92617 mW. The high-throughput, high-speed and low-power-dissipation nature of the proposed architecture make it suitable for computationally extensive Internet of Things (IoT) applications.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7

References

  1. Sehrawat D and Gill NS 2019 Smart sensors: analysis of different types of IoT sensors. In: 3rd International Conference on Trends in Electronics and Informatics (ICOEI)

  2. Atzori L, Iera A and Morabito G 2010 The internet of things: a survey. Computer Networks 54(15): 2787–2805

    Article  Google Scholar 

  3. Li Y, Sun X, Wang H, Sun H and Li X 2012 Automatic target detection in high-resolution remote sensing images using a contour-based spatial model. IEEE Geoscience and Remote Sensing Letters 9(5): 886–890

    Article  Google Scholar 

  4. H. Li, S. Liu, Q. Duan and W. Li 2018 Application of multi-sensor image fusion of internet of things in image processing. IEEE Access 6: 50776–50787

    Article  Google Scholar 

  5. Burian A, Takala J and Topa M D 2003 Parallel iterations for recursive median filter. In: Proceedings of the 2003 International Symposium on Circuits and Systems (ISCAS ’03), Bangkok, pp. IV–IV

  6. Itai A, Funase A, Cichocki A and Yasukawa H 2012 Non-linear filter based outer product expansion with reference signal for EEG analysis. In: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Seoul, pp. 345–348

  7. Buell D A and Pocek K L 1995 Custom computing machines: an introduction. The Journal of Supercomputing 9(3): 219–229

    Article  Google Scholar 

  8. Fan Q, Yang J, Hua G, Chen B and Wipf D 2012 A generic deep architecture for single image reflection removal and image smoothing. In: Proceedings of the IEEE International Conference on Computer Vision (ICCV), Seoul, pp. 3258–3267

  9. Biradar R L and Kohir V V 2013 A novel image inpainting technique based on median diffusion. Sadhana 38(4): 621–644

    Article  MathSciNet  Google Scholar 

  10. Aras E, Delbruel S, Yang F, Joosen W and Hughes D 2019 A low-power hardware platform for smart environment as a call for more flexibility and re-usability. In: Proceedings of the 2019 International Conference on Embedded Wireless Systems and Networks (EWSN 19). USA: Junction Publishing, pp. 194–205

  11. J. Villasenor and W. H. Mangione-Smith 1997 Configurable computing. Scientific American 276(6): 66–71

    Article  Google Scholar 

  12. Benkrid K, Crookes D and Benkrid A 2002 Design and implementation of a novel algorithm for general purpose median filtering on FPGAs. In: Proceedings of the IEEE International Symposium on Circuits and Systems. Cat. No. 02CH37353, vol. 4, pp. IV–IV

  13. J. Subramaniam, J. K. Raju, and D. Ebenezer 2017 Fast median-finding word comparator array. Electronics Letters 53(21): 1402–1404

    Article  Google Scholar 

  14. J. L. Smith 1996 Implementing median filters in xc4000e FPGA’s. Xilinx Xcell 23(1): 16

    Google Scholar 

  15. Vega-Rodriguez M A, Sanchez-Perez J M and Gomez-Pulido J A 2002 An FPGA-based implementation for median filter meeting the real-time requirements of automated visual inspection systems. In: Proceedings of the 10th Mediterranean Conference on Control and Automation

  16. J. Cadenas 2015 Pipelined median architecture. Electronics Letters 51(24): 1999–2001

    Article  Google Scholar 

  17. Cameron J, Savoie P, Kaye M E and Scheme E 2019 Design considerations for the processing system of a CNN-based automated surveillance system. Expert Systems with Applications 136: 105–114. https://doi.org/10.1016/j.eswa.2019.06.037

    Article  Google Scholar 

  18. D. Prokin and M. Prokin 2010 Low hardware complexity pipelined rank filter. IEEE Transactions on Circuits and Systems II: Express Briefs 57(6): 446–450

    Article  Google Scholar 

Download references

Acknowledgements

The authors wish to thank Department of ECE, SRM University-AP, Guntur, India, for their continuous support and encouragement.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Pradyut Kumar Sanki.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Bevara, V., Sanki, P.K. VLSI implementation of high throughput parallel pipeline median finder for IoT applications. Sādhanā 45, 75 (2020). https://doi.org/10.1007/s12046-020-1292-9

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • DOI: https://doi.org/10.1007/s12046-020-1292-9

Keywords

Navigation