Abstract
This paper presents a new methodology to incorporate testability to Technology driven high-level synthesis, which is a customized high level synthesis approach based on the target technology. This new methodology called testable technology driven high-level synthesis, generates testable hardware from the corresponding HDL input. Testability incorporation at this higher abstraction, using this integrated approach, proves to be better in terms of area and power consumption than the conventional approaches. The experimental results for the examples considered here prove that the proposed method can reduce up to 9.38% in terms of silicon area and 1.89% in terms of power consumption.
Similar content being viewed by others
References
Kuon I, Rose J (2007) Measuring the gap between FPGAs and ASICs. IEEE Trans Comput Aided Des Integr Circuits Syst 26(2):203–215
Dutton BF, Stroud CE (2010) Soft core embedded processor-based built-in self-test of FPGAs: a case study. In: Proceedings of 42nd southeastern symposium on system theory (SSST), Tyler, TX, USA, 7–9 March 2010, pp 313–317
Abramovici M, Stroud CE (2001) BIST-based test and diagnosis of FPGA logic blocks. IEEE Trans VLSI Syst 9(1):159–172
Vemula S, Stroud CE (2006) Built-in self test for programmable I/O buffers in FPGAs and SOCs. In: Proceedings of 38th southeastern symposium on system theory, Cookeville, TN, USA, 5–7 March 2006, pp 534–538
Niamat MY, Sahni A, Jamali MM (2007) A built-in self test scheme for automatic interconnect fault diagnosis in multiple and single FPGA systems. In: Proceedings of 50th midwest symposium on circuits and systems, Montreal, Que, Canada, 5–8 August 2007, pp 229–232
Coussy P, Gajski DD, Meredith M, Takach A (2009) An introduction to high-level synthesis. IEEE Design Test Comput 26(4):8–17
Safari S, Esmaeilzadeh H, Jahangir AH (2003) A novel improvement technique for high-level test synthesis. In: proceedings of the international symposium on circuits and systems, ISCAS 03, Bangkok, Thailand, 25–28 May 2003, pp V-609–V-612
Roy RK (1995) Advantages of High-Level test Synthesis over design for test. In: Proceedings of the IEEE international test conference, Washington, DC, USA, 21–25 Oct 1995, P 293
Meeus W, Van Beeck K, Goedeme T, Meel J, Stroobandt Dirk (2012) An overview of today’s high-level synthesis tools. Des Autom Embed Syst 16(3):31–51
Ravi S, Joseph M (2014) High-level test synthesis: a survey from synthesis process flow perspective. ACM Trans Des Autom Electron Syst (TODAES) 19(4):38.1–38.28
Landrault C, Flottes ML, Rouzeyre B (1995) Is high-level test synthesis just Design for test? In: Proceedings of IEEE international test conference, Washington, DC, USA, 21–25 Oct 1995, p 294
Ghosh I, Jha NK (1998) High-level test synthesis: a survey. Integr VLSI J 26(1–2):79–99
Potkonjak M, Dey S, Roy RK (1995) Considering testability at behavioral level: use of transformations for partial scan cost minimization under timing and area constraints. IEEE Trans Comput Aided Des Integr Circuits Syst 14(5):531–546
Li X, Cheung PYS (1999) Data path synthesis for BIST with low area overhead. In: Proceedings of the Asia and South Pacific design automation conference, (ASP-DAC’99), Hong kong, China, 21 Jan 1999, pp 275–278
Papachristou CA (1989) Rescheduling transformations for high level synthesis. In: IEEE international symposium on circuits and systems (ISCAS89), Portland, OR, USA, 8–11 May 1989, pp 766–769
Renovell M, Faure P, Portal JM, Figueras J, Zorian Y (2001) IS-FPGA: a new symmetric FPGA architecture with implicit SCAN. In: Proceedings of international test conference, Baltimore, MD, USA, 1 Nov 2001, pp 924–931
Joseph M, Bhat NB, Sekaran KC (2007) Technology driven high-level synthesis. In: Proceedings of 18th international conference on advanced computing and communications (ADCOM), Guwahati, Assam, India, 18–21 Dec 2007, pp 485–490
George M, Alfke P (2007) Linear feedback shift registers in virtex devices. April 2007, Application note: virtex series and virtex—II Series
Janusz R, Tyszer J (1997) Arithmetic built-in self test for embedded systems. Prentice hall Inc., Upper Saddle River. ISBN: 0137564384
Ravi S, Joseph M (2016) Open source HLS tools: a stepping stone for modern electronic CAD. In: Proceedings of IEEE international conference on computational intelligence and computing research (ICCIC), Chennai, Tamilnadu, pp 457–464
Chen C-H, Karnik T, Saab DG (1994) Structural and behavioral synthesis for testability techniques. IEEE Trans Comput Aided Des Integr Circuits Syst 13(6):777–785
Jafri SMAH, Piestrak SJ, Hemani A, Paul K, Plosila Juha, Tenhunen Hannu (2014) Private reliability environments for efficient fault-tolerance in CGRAs. Des Autom Embed Syst 18(3–4):295–327
Acknowledgements
We thank the anonymous reviewers for having given most valuable suggestions for the improvement of this paper.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Ravi, S., Joseph, M. TTHLS: an HLS tool for testable hardware generation. Des Autom Embed Syst 21, 231–246 (2017). https://doi.org/10.1007/s10617-017-9192-x
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10617-017-9192-x