Skip to main content

Advertisement

Log in

Minimization of Common-Mode Voltage for Five-Phase Three-Level NPC Inverter Using SVPWM Strategy

  • Research Paper
  • Published:
Iranian Journal of Science and Technology, Transactions of Electrical Engineering Aims and scope Submit manuscript

Abstract

In this paper, space vector pulse width modulation technique is proposed to reduce the common-mode voltage (CMV) of a five-phase three-level neutral point clamped inverter. The switching pulses are generated by tracking the reference vector in the complex hexagonal region. The switching state vectors are selected for switching pulse generation, which have minimum CMV level. Totally, it consists of 243 switching state vectors; in that, 116 switching states are used to minimize the CMV level and to obtain the desired output voltage levels. And no additional algorithm or techniques are required to minimize the CMV level. Also, this method uses the redundant switching state vectors, which leads to minimizing the capacitor voltage unbalancing, THD minimization and neutral current reduction in the system without making any modification from the control. So for three-level inverter, the CMV is reduced up to Vdc/6 times of input voltage; in this system, an attempt is made to reduce the CMV level below this reported value. This proposed system’s results are compared with those of conventional PWM methods. The simulation and hardware results are verified using MATLAB Simulink and FPGA controller, respectively.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15

Similar content being viewed by others

References

  • Adabi AAJ, Zare BF, Nami A, Ghosh A, Blaabjerg F (2011) Common-mode voltage reduction in a motor drive system with a power factor correction. IET Power Electron 5(3):366–375

    Article  Google Scholar 

  • Ahmed M, Elsheikh M.G, Sayed M.A, Orabi M (2012) Single-phase five-level inverter with less number of power elements for grid connection. Applied power electronics conference and exposition (APEC), 2012 27th annual IEEE, pp 1521–1527

  • Barzegarkhoo R, Moradzadeh M, Zamiri E, Kojabadi HM (2018) A new boost switched-capacitor multilevel converter with reduced circuit devices. IEEE Trans Power Electron 33(8):6738–6754

    Article  Google Scholar 

  • Bhalodi K.H, Agrawal P (2006) Space vector modulation with DC-link voltage balancing control for three-level inverters. Proceedings of international conference on power electronics, drives and energy systems (PEDES ‘06), pp 1–6

  • Das MK, Jana KC, Sinha A (2017) Performance evaluation of an asymmetrical reduced switched multi-level inverter for a grid-connected PV system. IET Renew Power Gener 12(2):252–263

    Article  Google Scholar 

  • Du Toit Mouton H (2002) Natural balancing of three-level neutral-point clamped PWM inverters. IEEE Trans Ind Electron 49(5):1017–1025

    Article  Google Scholar 

  • Gupta AK, Khambadkone AM (2006) A space vector PWM scheme for multilevel inverters based on two-level space vector PWM. IEEE Trans Ind Electron 53(5):1631–1639

    Article  Google Scholar 

  • Kumar M, Gupta R (2017) Time-domain characterisation of multicarrier based digital SPWM of multilevel VSI. IET Power Electron 11(1):100–109

    Article  MathSciNet  Google Scholar 

  • Levi E (2008) Multiphase electric machines for variable-speed applications. IEEE Trans Ind Electron 55(5):1893–1909

    Article  Google Scholar 

  • Levi E (2016) Advances in converter control and innovative exploitation of additional degrees of freedom for multiphase machines. IEEE Trans Ind Electron 63(1):433–448

    Article  Google Scholar 

  • Mengoni M, Zarri L, Tani A, Parsa L, Serra G, Casadei D (2015) High torque- density control of multiphase induction motor drives operating over a wide speed range. IEEE Trans Ind Electron 62(2):814–825

    Article  Google Scholar 

  • Morris CT, Han D, Sarlioglu B (2017) Reduction of common mode voltage and conducted EMI through three phase inverter topology. IEEE Trans Power Electron 32(3):1720–1724

    Article  Google Scholar 

  • Palanisamy R, Vijayakumar K (2018a) Common mode voltage reduction using 3DSVPWM for 3-level CI-NPC inverter with hybrid energy system. Electr Power Compon Syst 1(1):1–15

    Google Scholar 

  • Palanisamy R, Vijayakumar K (2018b) A hysteresis current controller for PV-wind hybrid source fed STATCOM system using cascaded multilevel inverters. J Electr Eng Technol 13(1):270–279

    Google Scholar 

  • Qin C, Zhang C, Chen A, Xing X, Zhang G (2018) A space vector modulation scheme of the quasi-Z-source three-level T-type inverter for common-mode voltage reduction. IEEE Trans Ind Electron 65(10):8340–8350

    Article  Google Scholar 

  • Rodriguez J, Lai JS, Peng FZ (2002) Multilevel inverters: a survey of topologies, controls, and applications. IEEE Trans Ind Electron 49(4):724–738

    Article  Google Scholar 

  • Rodriguez J, Bernet S, Steimer P, Lizama I (2010) A survey on neutral point-clamped inverters. IEEE Trans Ind Electron 57(7):2219–2230

    Article  Google Scholar 

  • Rodrıguez J, Franquelo LG, Kouro S, Leon JI, Portillo RC, Prats MAM, Perez MA (2009) Multilevel converters: an enabling technology for high-power applications. Proc IEEE 97(11):1786–1817

    Article  Google Scholar 

  • Tan C, Xiao D, Fletcher JE, Rahman MF (2016) Analytical and experimental comparison of carrier-based PWM methods for the five-phase coupled-inductor inverter. IEEE Trans Ind Electron 63(12):7328–7338

    Article  Google Scholar 

  • Tani A, Mengoni M, Zarri L, Serra G, Casadei D (2012) Control of multiphase induction motors with an odd number of phases under open circuit phase faults. IEEE Trans Power Electron 27(2):565–577

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Palanisamy Ramasamy.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Ramasamy, P., Krishnasamy, V. Minimization of Common-Mode Voltage for Five-Phase Three-Level NPC Inverter Using SVPWM Strategy. Iran J Sci Technol Trans Electr Eng 44, 1221–1232 (2020). https://doi.org/10.1007/s40998-019-00304-5

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s40998-019-00304-5

Keywords

Navigation