

IEEE JOURNAL OF SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



JUNE 2022

VOLUME 57

NUMBER 6

IJSCBC

(ISSN 0018-9200)

REGULAR PAPERS

Low-Loss Heterogeneous Integrations With High Output Power Radar Applications at W-Band	1563
<i>X. Yang, Y.-S. Huang, L. Zhou, Z. Zhao, D.-X. Ni, C.-R. Zhang, J.-F. Mao, J.-A. Han, X. Cheng, and X.-J. Deng</i>	
Optically Synchronized Phased Arrays in CMOS	1578
<i>M. Gal-Katziri, C. Ives, A. Khakpour, and A. Hajimiri</i>	
Even-Harmonic Class-E CMOS Oscillator	1594
<i>M. Barzgari, A. Ghafari, A. Nikpaik, and A. Medi</i>	
A 15-Bit Quadrature Digital Power Amplifier With Transformer-Based Complex-Domain Efficiency Enhancement....	
<i>Y. Li, Y. Yin, D. Zheng, X. Jia, J. Lin, F. Gao, Y. Zhu, L. Xiong, N. Yan, Y. Lu, and H. Xu</i>	1610
A 220-GHz Energy-Efficient High-Data-Rate Wireless ASK Transmitter Array	
<i>B. Hadidian, F. Khoeini, S. M. H. Naghavi, A. Cathelin, and E. Afshari</i>	1623
An Eight-Element 136–147 GHz Wafer-Scale Phased-Array Transmitter With 32 dBm Peak EIRP and >16 Gbps	
16QAM and 64QAM Operation	1635
<i>S. Li, Z. Zhang, and G. M. Rebeiz</i>	
A High Dynamic Range 128 × 120 3-D Stacked CMOS SPAD Image Sensor SoC for Fluorescence	
Microendoscopy	
<i>A. T. Erdogan, T. A. Abbas, N. Finlayson, C. Hopkinson, I. Gyongy, O. Almer, N. A. W. Dutton, and R. K. Henderson</i>	1649
A 30-fps 192 × 192 CMOS Image Sensor With Per-Frame Spatial-Temporal Coded Exposure for Compressive	
Focal-Stack Depth Sensing	
<i>Y. Luo and S. Mirabbasi</i>	1661
A 3.3-GS/s 6-b Fully Dynamic Pipelined ADC With Linearized Dynamic Amplifier	
<i>Z. Zheng, L. Wei, J. Lagos, E. Martens, Y. Zhu, C.-H. Chan, J. Cranickx, and R. P. Martins</i>	1673
A Deep-Subthreshold Variation-Aware 0.2-V Open-Loop VCO-Based ADC	
<i>V. Nguyen, F. Schembari, and R. B. Staszewski</i>	1684
A 1.12–1.91 mW/GHz 2.46–4.92 GHz Cascaded Clock Multiplier in 65 nm CMOS	
<i>R. Gautam and S. Saxena</i>	1700
A Low-Jitter 8-GHz RO-Based ADPLL With PVT-Robust Replica-Based Analog Closed Loop for Supply Noise	
Compensation	
<i>H. Kim, W. Jung, K. Kim, S. Kim, W.-S. Choi, and D.-K. Jeong</i>	1712
A 12.9-to-15.1-GHz Digital PLL Based on a Bang-Bang Phase Detector With Adaptively Optimized Noise	
Shaping	
<i>S. M. Dartizio, F. Tesolin, M. Mercandelli, A. Santiccioli, A. Shehata, S. Karman, L. Bertulessi, F. Buccolieri, L. Avallone, A. Parisi, A. L. Lacaita, M. P. Kennedy, C. Samori, and S. Levantino</i>	1723
A Fractional-N Digital LC-PLL Using Coupled Frequency Doubler With Frequency-Tracking Loop for Wireline	
Applications	
<i>D. Shin, H. S. Kim, C.-C. Liu, P. Wali, S. K. Murthy, and Y. Fan</i>	1736

A Fractional- <i>N</i> Digitally Intensive PLL Achieving 428-fs Jitter and <−54-dBc Spurs Under 50-mV _{pp} Supply Ripple	<i>Y. Chen, J. Gong, R. B. Staszewski, and M. Babaie</i>	1749
An Injection-Locked Ring-Oscillator-Based Fractional- <i>N</i> Digital PLL Supporting BLE Frequency Modulation	<i>Y. He, J. van den Heuvel, P. Mateman, E. Allebes, S. Traferro, J. Dijkhuis, K. Bunsen, P. Vis, A. Breeschoten, Y.-H. Liu, T. Matsumoto, and C. Bachmann</i>	1765
Multi-Phase Clock Generation for Phase Interpolation With a Multi-Phase, Injection-Locked Ring Oscillator and a Quadrature DLL	<i>Z. Wang, Y. Zhang, Y. Onizuka, and P. R. Kinget</i>	1776
Analysis and Design of 8-to-101.6-GHz Injection-Locked Frequency Divider by Five With Concurrent Dual-Path Multi-Injection Topology	<i>A. Garghetti, A. L. Lacaita, D. Seebacher, M. Bassi, and S. Levantino</i>	1788
A Low-Noise Low-Power Chopper Instrumentation Amplifier With Robust Technique for Mitigating Chopping Ripples	<i>L. Fang and P. Gui</i>	1800
An Eight-Element Frequency-Selective Acoustic Beamformer and Bitstream Feature Extractor	<i>S. Lee, T. Kang, J. Bell, M. Haghigiat, A. Martinez, and M. P. Flynn</i>	1812
A CMOS Dual-Mode Brain–Computer Interface Chipset With 2-mV Precision Time-Based Charge Balancing and Stimulation-Side Artifact Suppression	<i>H. Pu, O. Malekzadeh-Arasteh, A. R. Danesh, Z. Nenadic, A. H. Do, and P. Heydari</i>	1824
A Scalable High-Current High-Accuracy Dual-Loop Four-Phase Switching LDO for Microprocessors	<i>X. Mao, Y. Lu, and R. P. Martins</i>	1841
A Cascaded Hybrid Switched-Capacitor DC–DC Converter Capable of Fast Self Startup for USB Power Delivery ...	<i>Z. Xia and J. T. Stauth</i>	1854
A Self-Resonant Boost Converter for Photovoltaic Energy Harvesting With a Tracking Efficiency >90% Over an Ultra-Wide Source Range	<i>S. C. Chandrarathna and J.-W. Lee</i>	1865
A High Conversion Ratio and 97.4% High Efficiency Three-Switch Boost Converter With Duty-Dependent Charge Topology for 1.2-A High Driving Current and 20% Reduction of Inductor DC Current in MiniLED Applications	<i>S.-Y. Li, Y.-A. Lin, Z.-L. Huang, J.-J. Lee, K.-H. Chen, Y.-H. Lin, S.-R. Lin, and T.-Y. Tsai</i>	1877
A Reconfigurable Single-Stage Asymmetrical Full-Wave Step-Down Rectifier for Bidirectional Device-to-Device Wireless Fast Charging	<i>F. Mao, Y. Lu, and R. P. Martins</i>	1888
A High-Efficiency Dual-Polarity Thermoelectric Energy-Harvesting Interface Circuit With Cold Startup and Fast-Searching ZCD	<i>Q. Kuai, H.-Y. Leung, Q. Wan, and P. K. T. Mok</i>	1899
A 5 Gb/s Time-Interleaved Voltage-Mode Duobinary Encoding Scheme for 3-D-Stacked IC	<i>J.-Y. Kim, J. Lee, K. Kim, S. Joo, B. M. Moon, K. Sohn, and S.-O. Jung</i>	1913
BitBlade: Energy-Efficient Variable Bit-Precision Hardware Accelerator for Quantized Neural Networks	<i>S. Ryu, H. Kim, W. Yi, E. Kim, Y. Kim, T. Kim, and J.-J. Kim</i>	1924
A 22-nm 1-Mb 1024-b Read Data-Protected STT-MRAM Macro With Near-Memory Shift-and-Rotate Functionality and 42.6-GB/s Read Bandwidth for Security-Aware Mobile Device	<i>Y.-C. Chiu, T.-C. Chang, C.-Y. Lee, J.-M. Hung, K.-T. Chang, C.-X. Xue, S.-Y. Wu, H.-Y. Kao, P. Chen, H.-Y. Huang, S.-H. Teng, C.-P. Lo, Y.-C. Shih, Y.-D. Chih, T.-Y. J. Chang, Y. Jin, and M.-F. Chang</i>	1936