当前位置: X-MOL 学术IEEE J. Electron Devices Soc. › 论文详情
Our official English website, www.x-mol.net, welcomes your feedback! (Note: you will need to create a separate account there.)
Junction Design and Complementary Capacitance Matching for NCFET CMOS Logic
IEEE Journal of the Electron Devices Society ( IF 2.3 ) Pub Date : 2021-07-09 , DOI: 10.1109/jeds.2021.3095923
Reinaldo A. Vega , Takashi Ando , Timothy M. Philip

Negative capacitance field effect transistors (NCFETs) are modeled in this study, with an emphasis on junction design, implications of complementary logic, and device $V_{t}$ menu enablement. Contrary to conventional MOSFET design, increased junction overlap is beneficial to NCFETs, provided the remnant polarization ( $P_{r}$ ) is high enough. Combining broad junctions with complementary capacitance matching (CCM) in MFMIS (metal/ferroelectric/metal/insulator/semiconductor) NCFETs, it is shown that super-steep and non-hysteretic switching are not mutually exclusive, and that it is theoretically possible to achieve non-hysteretic sub-5 mV/dec SS over >6 decades. In a CMOS circuit, due to CCM, low- $V_{t}$ pairs provide steeper subthreshold swing ( SS ) than high- $V_{t}$ pairs. Transient power/performance is also modeled, and it is shown that a DC-optimal NCFET design, employing broad junctions, CCM, and a low- $V_{t}$ NFET/PFET pair, does not translate to improved AC power/performance in unloaded circuits compared to a conventional FET reference. It is also shown that the same non-hysteretic DC design point is hysteretic in AC and may also lead to full polarization switching at higher voltages. Thus, a usable voltage window for AC NCFET operation forces a retreat from the DC-optimal design point.

中文翻译:

NCFET CMOS 逻辑的结设计和互补电容匹配

本研究模拟了负电容场效应晶体管 (NCFET),重点是结设计、互补逻辑的含义和器件 $V_{t}$ 菜单启用。与传统的 MOSFET 设计相反,如果剩余极化( $P_{r}$ ) 足够高。将宽结与 MFMIS(金属/铁电/金属/绝缘体/半导体)NCFET 中的互补电容匹配 (CCM) 相结合,表明超陡峭开关和非滞后开关并不相互排斥,理论上可以实现非滞后低于 5 mV/decSS 超过 6 年。在 CMOS 电路中,由于 CCM,低- $V_{t}$ 对提供更陡峭的亚阈值摆幅( SS ) 比高- $V_{t}$ 对。还对瞬态功率/性能进行了建模,结果表明采用宽结、CCM 和低功耗的 DC 优化 NCFET 设计 $V_{t}$ 与传统的 FET 参考相比,NFET/PFET 对不会转化为在无负载电路中提高交流电源/性能。还表明,相同的非迟滞直流设计点在交流电中是迟滞的,也可能导致更高电压下的全极化切换。因此,交流 NCFET 操作的可用电压窗口迫使从直流优化设计点撤退。
更新日期:2021-07-27
down
wechat
bug