当前位置:
X-MOL 学术
›
IEEE Trans. Very Larg. Scale Integr. Syst.
›
论文详情
Our official English website, www.x-mol.net, welcomes your feedback! (Note: you will need to create a separate account there.)
Novel Architecture for Lifting Discrete Wavelet Packet Transform With Arbitrary Tree Structure
IEEE Transactions on Very Large Scale Integration (VLSI) Systems ( IF 2.8 ) Pub Date : 2021-05-31 , DOI: 10.1109/tvlsi.2021.3079989 Gyanendra Singh , Samba Raju Chiluveru , Balasubramanian Raman , Manoj Tripathy , Brajesh Kumar Kaushik
IEEE Transactions on Very Large Scale Integration (VLSI) Systems ( IF 2.8 ) Pub Date : 2021-05-31 , DOI: 10.1109/tvlsi.2021.3079989 Gyanendra Singh , Samba Raju Chiluveru , Balasubramanian Raman , Manoj Tripathy , Brajesh Kumar Kaushik
This brief presents a novel pipelined VLSI architecture for computing discrete wavelet packet transform (DWPT) with an arbitrary wavelet tree. Coefficients for different levels are computed in a series of stages. Each stage consists of a bypassed wavelet filter and circuit for reordering intermediate coefficients. The proposed lifting-based wavelet filter computes high- and low-pass coefficients in series. In order to accommodate the arbitrary tree structure, the filter either computes the coefficients or bypass the samples. The reordering of intermediate coefficients forms a subband required for next-level computation. The coefficients are computed in a serial manner and reordering of intermediate coefficients reduce not only the memory elements but also the circuit complexity. The proposed pipelined architecture reduces the requirement of memory elements by 50%. Furthermore, the hardware implementation results show that the area and power requirement are reduced by 33% and 20%, respectively.
中文翻译:
具有任意树结构的提升离散小波包变换的新架构
本简介介绍了一种新颖的流水线 VLSI 架构,用于使用任意小波树计算离散小波包变换 (DWPT)。在一系列阶段中计算不同级别的系数。每个阶段都包含一个旁路小波滤波器和用于重新排序中间系数的电路。提出的基于提升的小波滤波器连续计算高通和低通系数。为了适应任意树结构,滤波器要么计算系数,要么绕过样本。中间系数的重新排序形成了下一级计算所需的子带。系数以串行方式计算,中间系数的重新排序不仅降低了存储元件,而且降低了电路复杂性。建议的流水线架构将存储器元件的需求减少了 50%。此外,硬件实现结果表明,面积和功率要求分别减少了 33% 和 20%。
更新日期:2021-06-29
中文翻译:
具有任意树结构的提升离散小波包变换的新架构
本简介介绍了一种新颖的流水线 VLSI 架构,用于使用任意小波树计算离散小波包变换 (DWPT)。在一系列阶段中计算不同级别的系数。每个阶段都包含一个旁路小波滤波器和用于重新排序中间系数的电路。提出的基于提升的小波滤波器连续计算高通和低通系数。为了适应任意树结构,滤波器要么计算系数,要么绕过样本。中间系数的重新排序形成了下一级计算所需的子带。系数以串行方式计算,中间系数的重新排序不仅降低了存储元件,而且降低了电路复杂性。建议的流水线架构将存储器元件的需求减少了 50%。此外,硬件实现结果表明,面积和功率要求分别减少了 33% 和 20%。