当前位置: X-MOL 学术ACM J. Emerg. Technol. Comput. Syst. › 论文详情
Our official English website, www.x-mol.net, welcomes your feedback! (Note: you will need to create a separate account there.)
Temporal State Machines: Using Temporal Memory to Stitch Time-based Graph Computations
ACM Journal on Emerging Technologies in Computing Systems ( IF 2.2 ) Pub Date : 2021-05-11 , DOI: 10.1145/3451214
Advait Madhavan 1 , Matthew W Daniels 2 , Mark D Stiles 2
Affiliation  

Race logic, an arrival-time-coded logic family, has demonstrated energy and performance improvements for applications ranging from dynamic programming to machine learning. However, the various ad hoc mappings of algorithms into hardware rely on researcher ingenuity and result in custom architectures that are difficult to systematize. We propose to associate race logic with the mathematical field of tropical algebra, enabling a more methodical approach toward building temporal circuits. This association between the mathematical primitives of tropical algebra and generalized race logic computations guides the design of temporally coded tropical circuits. It also serves as a framework for expressing high-level timing-based algorithms. This abstraction, when combined with temporal memory, allows for the systematic exploration of race logic–based temporal architectures by making it possible to partition feed-forward computations into stages and organize them into a state machine. We leverage analog memristor-based temporal memories to design such a state machine that operates purely on time-coded wavefronts. We implement a version of Dijkstra’s algorithm to evaluate this temporal state machine. This demonstration shows the promise of expanding the expressibility of temporal computing to enable it to deliver significant energy and throughput advantages.

中文翻译:

时间状态机:使用时间存储器拼接基于时间的图计算

竞赛逻辑是一种到达时间编码的逻辑系列,已经证明了从动态编程到机器学习等应用程序的能量和性能改进。然而,各种特别指定算法到硬件的映射依赖于研究人员的独创性,并导致难以系统化的定制架构。我们建议将种族逻辑与热带代数的数学领域联系起来,从而实现一种更有条理的方法来构建时间电路。热带代数的数学原语与广义竞赛逻辑计算之间的这种关联指导了时间编码热带电路的设计。它还用作表达基于时序的高级算法的框架。这种抽象,当与时间记忆相结合时,允许系统地探索基于竞争逻辑的时间架构,方法是将前馈计算划分为多个阶段并将它们组织到状态机中。我们利用基于模拟忆阻器的时间存储器来设计这种纯粹在时间编码波前上运行的状态机。我们实现了 Dijkstra 算法的一个版本来评估这个时间状态机。该演示展示了扩展时间计算的可表达性以使其能够提供显着的能量和吞吐量优势的承诺。
更新日期:2021-05-11
down
wechat
bug