当前位置: X-MOL 学术IEEE Trans. Very Larg. Scale Integr. Syst. › 论文详情
Our official English website, www.x-mol.net, welcomes your feedback! (Note: you will need to create a separate account there.)
Design of an S-ECIES Cryptoprocessor Using Gaussian Normal Bases Over GF(2m)
IEEE Transactions on Very Large Scale Integration (VLSI) Systems ( IF 2.8 ) Pub Date : 2021-02-19 , DOI: 10.1109/tvlsi.2021.3057985
Paulo Realpe-Munoz , Jaime Velasco-Medina , Guillermo Adolfo-David

In this article, we present the design of a high-performance simplified elliptic curve integrated encryption scheme (S-ECIES) cryptoprocessor. The cryptoprocessor was designed using a Montgomery ladder scalar multiplier, which was implemented with three finite field multipliers to improve the computational time of the scalar multiplication ${kP}$ , and using random curves and Gaussian normal bases over GF(2 163 ) and GF(2 233 ). Also, considering the National Institute of Standards and Technology (NIST) recommendations, a true random number generator is implemented to generate a secret key $k$ , which is used during the encryption process. The S-ECIES cryptoprocessor was synthesized on field-programmable gate array (FPGA) Stratix IV EP4SGX230KF40C2, simulated in ModelSim, and verified in hardware using the DE4 board and SignalTap tool. According to the synthesis results, the scalar multiplication operation is performed in 5.31 and $8.77~\mu \text{s}$ for GF(2 163 ) and GF(2 233 ), respectively. Also, the encryption process is performed in 20.70 and $30.90~\mu \text{s}$ for GF(2 163 ) and GF(2 233 ), respectively, and the decryption process is calculated in 8.10 and $11.9~\mu \text{s}$ for GF(2 163 ) and GF(2 233 ), respectively. The consumption power for the S-ECIES is 921 and 935 mW for GF(2 163 ) and GF(2 233 ), respectively.

中文翻译:

在GF(2)上使用高斯正态基数的S-ECIES密码处理器的设计

在本文中,我们介绍了一种高性能的简化椭圆曲线集成加密方案(S-ECIES)密码处理器的设计。使用Montgomery梯形标量乘法器设计密码处理器,该蒙哥马利梯形标量乘法器与三个有限域乘法器一起实施,以缩短标量乘法的计算时间 $ {kP} $ ,并使用GF(2 163 )和GF(2 233 )上的随机曲线和高斯正态基数 。此外,考虑到美国国家标准技术研究院(NIST)的建议,实施了一个真正的随机数生成器来生成密钥 $ k $ ,它在加密过程中使用。S-ECIES密码处理器是在现场可编程门阵列(FPGA)Stratix IV EP4SGX230KF40C2上合成的,在ModelSim中进行了仿真,并使用DE4板和SignalTap工具在硬件中进行了验证。根据综合结果,在5.31中执行标量乘法运算,然后 $ 8.77〜\ mu \ text {s} $ 分别用于GF(2 163 )和GF(2 233 )。另外,加密过程在20.70中执行,并且 $ 30.90〜\ mu \ text {s} $ 分别针对GF(2 163 )和GF(2 233 ),解密过程在8.10和 $ 11.9〜\ mu \ text {s} $ 分别用于GF(2 163 )和GF(2 233 )。GF(2 163 )和GF(2 233 )的S-ECIES的功耗分别为921和935 mW 。
更新日期:2021-04-02
down
wechat
bug